![](http://datasheet.mmic.net.cn/390000/STPCCONSUMER-S_datasheet_16835414/STPCCONSUMER-S_2.png)
STPC CONSUMER-S
2/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
I
X86 Processor core
Fully static 32-bit 5-stage pipeline, x86
processor fully PC compatible.
Can access up to 4GB of external memory.
8Kbyte unified instruction and data cache
with write back and write through capability.
Parallelprocessing integral floating pointunit,
with automatic power down.
Fully static design for dynamic clock control.
Low power and system management modes.
I
I
I
I
I
I
I
SDRAM Controller
64-bit data bus.
Up to 66MHz SDRAM clock speed.
Integrated system memory, graphic frame
memory and video frame memory.
Supports 2MB up to 128 MB memory.
Supports 8MB, 16M, and 32MB DIMMs.
Supports buffered, non buffered, and
registered DIMMs
4-line write buffers for CPUto DRAM and PCI
to DRAM cycles.
4-line read prefetch buffers for PCI masters.
Programmable latency
Programmable timing for DRAM parameters.
Supports -8, -10, -12, -13, -15 memory parts
Supports 1MB up to 8MB memory hole.
32-bit accesses not supported.
Autoprecharge not supported.
Power down not supported.
FPM and EDO not supported.
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Graphics Controller
64-bit windows accelerator.
Compatibility to VGA & SVGA standards.
Hardware acceleration for text, bitblts,
transparent blts and fills.
Up to 64 x 64 bit graphics hardware cursor.
Up to 4MB long linear frame buffer.
8-, 16-, and 24-bit pixels.
I
I
I
I
I
I
I
CRT Controller
Integrated 135MHz triple RAMDAC allowing
for 1024 x 768 x 75Hz display.
8-, 16-, 24-bit pixels.
Interlaced or non-interlaced output.
I
I
I
I
Video Input port
Accepts video inputs in CCIR 601 mode.
Optional 2:1 decimator
Stores captured video in off setting area of
the onboard frame buffer.
Video pass through to the onchip PAL/NTSC
encoder for full screen video images.
HSYNC and B/T generation or lock onto
external video timing source.
I
I
I
I
I
I
Video Pipeline
Two-tap interpolative horizontal filter.
Two-tap interpolative vertical filter.
Color space conversion.
Programmable window size.
Chroma and color keying for integrated video
overlay.
I
I
I
I
I
I
TV Output
Programmable two tap filter with gamma
correction or three tap flickerfilter.
Progressive to interlaced scan converter.
NTSC-M, PAL-M,PAL-B,D,G,H,I,PAL-N easy
programmable video outputs.
CCIR601 encoding with programmabe color
subcarrier frequencies.
Line skip/insert capability
Interlaced or non-interlaced operation mode.
625 lines/50Hz or 525 lines/60Hz 8 bit
multiplexedCB-Y-CR digital input.
CVBS and R,G,B simultaneous analog
outputs through 10-bit DACs.
Cross color reduction by specific trap filtering
on luma within CVBS flow.
Power down mode available on each DAC.
I
I
I
I
I
I
I
I
I
I