- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385876 > STPCCONSUMER-S (意法半導體) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號： | STPCCONSUMER-S |
| 廠商： | 意法半導體 |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁數(shù)： | 5/51頁 |
| 文件大?。?/td> | 836K |
| 代理商： | STPCCONSUMER-S |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
GENERAL DESCRIPTION
5/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
The Video output pipeline of the STPC Consumer-
S interfaces directly to the internal digital TV en-
coder. It takes a 24 bit RGB non-interlaced pixel
stream and converts to a multiplexed 4:2:2 YCrCb
8 bit output stream, the logic includes a progres-
sive to interlaced scan converter and logic to in-
sert appropriate CCIR656 timing reference codes
into the output stream. It facilitates the high quality
display of VGA or full screen video streams re-
ceived via the Video input port to standard NTSC
or PAL televisions.
The digital PAL/NTSC encoder outputs interlaced
or non-interlaced video in PAL-B,D,G,H,I PAL-N,
PAL-M or NTSC-M standards and “NTSC- 4.43” is
also possible.
The four frame (for PAL) or 2 frame (for NTSC)
burst sequences are internally generated, subcar-
rier generation being performed numerically with
CKREF as reference. Rise and fall times of syn-
chronisation tips and burst envelope are internally
controlled according to the relevant ITU-R and
SMPTE recommendations.
Video output signals are directed to four analog
output pins through internal D/A convertersgiving,
simultaneous R,G,B and composite CVBS out-
puts.
IDE INTERFACE
An industry standard EIDE (ATA 2) controller is
built into the STPC Consumer-S. The IDE port is
capable of supporting a total of four devices.
POWER MANAGEMENT
The STPC Consumer-Score is compliant with the
Advanced Power Management (APM) specifica-
tion to provide a standard method by which the
BIOS can control the power used by personal
computers. The Power Management Unit module
(PMU) controls the power consumption providing
a comprehensive set of features that control the
power usage and supports compliance with the
United States Environmental Protection Agency’s
Energy Star Computer Program. The PMU pro-
vides following hardware structures to assist the
software in managing the power consumption by
the system.
- System Activity Detection.
- Three power down timers.
- Doze timer for detecting lack of system activity
for short durations.
- Stand-by timer for detecting lack of system activ-
ity for medium durations
- Suspend timer for detecting lack of system activ-
ity for long durations.
- House-keeping activity detection.
- House-keeping timer to cope with short burstsof
house-keeping activity while dozing or in stand-by
state.
- Peripheral activity detection.
- Peripheral timer for detecting lack of peripheral
activity
- SUSP# modulationto adjust the system perform-
ance in various power down states of the system
including full power on state.
- Power control outputs to disable power from dif-
ferent planes of the board.
Lack of system activity for progressively longer
period of times is detected by the three power
down timers. These timers can generate SMI in-
terrupts to CPU so that the SMM software can put
the system in decreasing states of power con-
sumption. Alternatively, system activity in a power
down state can generateSMI interrupt to allow the
software to bring the system back up to full power
on state. The chip-set supports up to three power
down states: Doze state, Stand-by state and Sus-
pend mode. These correspond to decreasing lev-
els of power savings.
POWER DOWN
Power down puts theSTPC Consumer-S into sus-
pend mode. The processor completes execution
of thecurrent instruction, any pending decoded in-
structions and associated bus cycles. During the
suspend mode, internal clocks are stopped.
moving power down, the processor resumes in-
struction fetching and begins execution in the in-
struction stream at the point it had stopped. Be-
cause of the static nature of the core, no internal
data is lost.
Re-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCI0166BTC3 | PC Compatible Embedded Microprocessor |
| STPCINDUSTRIAL | PC Compatible Embedded Microprocessor |
| STPCI0180BTC3 | PC Compatible Embedded Microprocessor |
| STPCI0180BTI3 | PC Compatible Embedded Microprocessor |
| STPCI0166BTI3 | PC Compatible Embedded Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0113BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0166BTA3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。