參數(shù)資料
型號: T431616D
廠商: Electronic Theatre Controls, Inc.
英文描述: 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
中文描述: 100萬× 16內存為512k × 16Bit的X 2Banks同步DRAM
文件頁數(shù): 11/74頁
文件大小: 781K
代理商: T431616D
TE
CH
tm
T431616D/E
TM Technology Inc. reserves the right
P. 19
Publication Date: FEB. 2007
to change products or specifications without notice.
Revision: A
Electrical Characteristics and Recommended A.C. Operating Conditions
(VDD = 3.3V±0.3V, Ta = -0~70°C) (Note: 5, 6, 7, 8)
- 5/6/7/7L
Symbol
A.C. Parameter
Min.
Max.
Unit
Note
tRC
Row cycle time
(same bank)
48/54/63/63
9
tRCD
RAS# to CAS# delay
(same bank)
15/16/16/16
9
tRP
Precharge to refresh/row activate command
(same bank)
15/16/16/16
ns
9
tRRD
Row activate to row activate delay
(different banks)
10/12/14/14
9
tRAS
Row activate to precharge time
(same bank)
35/42/42/42
100,000
tWR
Write recovery time
2
Cycle
tCK1
CL* = 1
-/20/20/20
tCK2
Clock cycle time
CL* = 2
-/7/8/8
10
tCK3
CL* = 3
5/6/7/7
tCH
Clock high time
2/2/2.5/2.5
ns
11
tCL
Clock low time
2/2/2.5/2.5
11
tAC1
Access time from CLK
CL* = 1
-/8/13/13
tAC2
(positive edge)
CL* = 2
-/6/6.5/6.5
11
tAC3
CL* = 3
4.5/5/5.5/5.5
tCCD
CAS# to CAS# Delay time
1
Cycle
tOH
Data output hold time
1.8/2/2/2
10
tLZ
Data output low impedance
1
tHZ
Data output high impedance
3/4/5/5
8
tIS
Data/Address/Control Input set-up time
2
ns
11
tIH
Data/Address/Control Input hold time
1
11
tPDE
PowerDown Exit set-up time
2
tREF
Refresh time
64
ms
* CL is CAS# Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to VSS. VIH(Max)=4.6 for pulse width≤5ns.VIL(Min)=-1.5Vfor pulse width≤5ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and
tRC. Input signals are changed one time during tCK.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5.
Power-up sequence is described in Note 12.
6.
A.C. Test Conditions
相關PDF資料
PDF描述
T431616E 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T450N 0 MHz - 10000 MHz 50 ohm RF/MICROWAVE TERMINATION
T451N 0 MHz - 10000 MHz 50 ohm RF/MICROWAVE TERMINATION
T523-020.00M TCXO, CLIPPED SINE OUTPUT, 20 MHz
T613-020.00M TCXO, CLIPPED SINE OUTPUT, 20 MHz
相關代理商/技術參數(shù)
參數(shù)描述
T431616D-5C 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-5CG 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-5S 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-5SG 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T431616D-6C 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM