參數(shù)資料
型號： TAS5036IPFCR
廠商： Texas Instruments, Inc.
英文描述： SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
中文描述： 六聲道數(shù)字音頻PWM處理器
文件頁數(shù)： 13/49頁
文件大?。?/td> 642K
代理商： TAS5036IPFCR
Architecture Overview
8
SLES044B
—
November 2002
TAS5036
XO
TAS5036
OSC
MACRO
rd
C1
XI
C2
AVSS
rd = Drive level control resistor
–
crystal vendor specified
CL = Crystal load capacitance (capacitance of circuitry between the two terminals of the crystal)
CL = (C1 x C2 )/(C1 + C2 ) + CS (where CS = board stray capacitance ~ 3 pF)
Example: Vendor recommended CL = 18 pF, CS = 3 pF
≥
C1 = C2 = 2 x (18
–
3) = 30 pF
Figure 2
–
1. Crystal Circuit
2.1.4 Clock Slave Mode
In the slave mode (M_S = 0), the master clock, LRCLK, and SCLK are inputs to the TAS5036. The master clock
is supplied through the MCLK_IN terminal.
As in the master mode, the TAS5036 device developed its internal timing from internal phase-locked loop
(PLL). The reference clock for the PLL is provided by the input to the MCLK_IN terminal. This input is at a
frequency of 256 times (128 in quad mode) the input data rate. The SCLK frequency is 48 or 64 times the data
sample rate. The LRCLK frequency is the data sample rate. The TAS5036 does not require any specific phase
relationship between SRCLK and MCLK_IN, but there must be synchronization.
The TAS5036 monitors the relationship between MCLK, SCLK and LRCLK. The TAS5036 will detect if any
of the three clocks are absent, if LRCLK rate changes more the
±
10 MCLK cycles since the last device reset
or clock error recovery, or if MCLK frequency is changing substantially with respect to the PLL frequency.
When a clock error is detected the TAS5036 will perform a clock error recovery sequence. If one or more of
the clock signals are absent, the TAS5036 is held with the outputs in hard mute until the clock is resumed.
Once the clock is resumed, the clock error recover sequence is completed.
Note. The detection of a clock error causes the TAS5036 to perform an immediate hard mute and suspension
of all processes. This abrupt transition can produce a faint click as the outputs are muted.
Since the clocks are removed when changing media or during input selection, it is possible to use this
knowledge to completely eliminate clicks in these conditions. In this case, the click is prevented by muting
the outputs by using the MUTE terminal or the I
2
C/MUTE command 43 ms in advance of the clocks being
removed.
In slave mode operation, when a crystal is connected to XTAL_IN and XTAL_OUT pins, the internal oscillator
of the TAS5036 is turned off.
In the slave mode, MCLK_OUT is driven low.
Table 2
–
2 shows all the possible master and slave modes. When operating in quad mode (Fs = 176.4 kHz
or 192 kHz), the device works in slave mode only with MCLK_IN = 128 Fs.
Table 2
–
3 shows the clocks speed for normal, double and quad modes.
相關(guān)PDF資料
PDF描述
TB1239BF Bi-CMOS Integrated Circuit Silicon Monolithic
TB1240AN PAL/NTSC 1CHIP (IF + VCD RPOCESSOR) IC
TB1245N TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC
TB1261F TOSHIBA BiCMOS INTEGRATED CIRCUIT, SILICON MONOLITHIC
TB1262F TOSHIBA BiCMOS INTEGRATED CIRCUIT, SILICON MONOLITHIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS5036IPFCRG4 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5036PFC 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5036PFCR 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5066 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX-CHANNEL Digital Audio PWM Processor
TAS5066-5111D6EVM 功能描述:音頻 IC 開發(fā)工具 TAS5066-5111D6 EVAL MOD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*