參數(shù)資料
型號(hào): TAS5036IPFCR
廠商: Texas Instruments, Inc.
英文描述: SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
中文描述: 六聲道數(shù)字音頻PWM處理器
文件頁(yè)數(shù): 27/49頁(yè)
文件大?。?/td> 642K
代理商: TAS5036IPFCR
Architecture Overview
22
SLES044B
November 2002
TAS5036
7 Bit Slave Address
R/W
8 Bit Register Address (N)
A
A
8 Bit Register Data For
Address (N)
A
8 Bit Register Data For
Address (N)
A
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Start
Stop
SDA
SCL
Figure 2
13. Typical I
2
C Sequence
There are no limits on the number of bytes that can be transmitted between start and stop conditions. When
the last word transfers, the master generates a stop condition to release the bus. A generic data transfer
sequence is also shown in Figure 2
13.
The 7-bit address for the TAS5036 is 001101X, where X is a programmable address bit. Using the CS0
terminal on the device, the LSB address bit is programmable to permit two devices to be used in a system.
These two addresses are licensed I
2
C addresses and do not conflict with other licensed I
2
C audio devices.
To communicate with the TAS5036, the I
2
C master uses 0011010 if CS0=0 and 0011011 if CS0=1. In addition
to the 7-bit device address, an 8-bit register address is used to direct communication to the proper register
location within the device interface.
Read and write operations to the TAS5036 can be done using single byte or multiple byte data transfers.
2.5.1 Single Byte Write
As shown in Figure 2
14, a single byte data write transfer begins with the master device transmitting a start
condition followed by the I
2
C device address and the read/write bit. The read/write bit determines the direction
of the data transfer. For a write data transfer, the read/write bit is 0. After receiving the correct I
2
C device
address and the read/write bit, the TAS5036 device responds with an acknowledge bit. Next, the master
transmits the address byte or bytes corresponding to the TAS5036 internal memory address being accessed.
After receiving the address byte, the TAS5036 again responds with an acknowledge bit. Next, the master
device transmits the data byte to be written to the memory address being accessed. After receiving the data
byte, the TAS5036 again responds with an acknowledge bit. Finally, the master device transmits a stop
condition to complete the single byte data write transfer.
A6
A5
A4
A3
A2
A1
A0
R/W ACK
A7
A6
A5
A4
A3
A2
A1
A0
ACK
D7
D6
D5
D4
D3
D2
D1
D0
ACK
Start Condition
Stop
Condition
Acknowledge
Acknowledge
Acknowledge
I2C Device Address and
Read/Write Bit
Register Address
Data Byte
Figure 2
14. Single Byte Write Transfer
2.5.2 Multiple Byte Write
A multiple byte data write transfer is identical to a single byte data write transfer except that multiple data bytes
are transmitted by the master device to TAS5036 as shown in Figure 2
15. After receiving each data byte,
the TAS5036 responds with an acknowledge bit.
相關(guān)PDF資料
PDF描述
TB1239BF Bi-CMOS Integrated Circuit Silicon Monolithic
TB1240AN PAL/NTSC 1CHIP (IF + VCD RPOCESSOR) IC
TB1245N TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC
TB1261F TOSHIBA BiCMOS INTEGRATED CIRCUIT, SILICON MONOLITHIC
TB1262F TOSHIBA BiCMOS INTEGRATED CIRCUIT, SILICON MONOLITHIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS5036IPFCRG4 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5036PFC 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5036PFCR 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5066 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIX-CHANNEL Digital Audio PWM Processor
TAS5066-5111D6EVM 功能描述:音頻 IC 開發(fā)工具 TAS5066-5111D6 EVAL MOD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V