![](http://datasheet.mmic.net.cn/390000/TAS5036IPFC_datasheet_16836564/TAS5036IPFC_3.png)
Contents
3
November 2002
SLES044B
Contents
Section
Page
1
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1
1.1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . .
1
1.2
Functional Block Diagram . . . . . . . . . . . . .
2
1.3
Terminal Assignments . . . . . . . . . . . . . . . .
3
1.4
Ordering Information . . . . . . . . . . . . . . . . .
4
1.5
Terminal Functions . . . . . . . . . . . . . . . . . . .
4
Architecture Overview . . . . . . . . . . . . . . . . . . . . .
6
2.1
Clock and Serial Data Interface . . . . . . . .
6
2.1.1
Normal-Speed, Double-Speed,
and Quad-Speed Selection . .
6
2.1.2
Clock Master/Slave Mode
(M_S) . . . . . . . . . . . . . . . . . . . .
7
2.1.3
Clock Master Mode . . . . . . . . .
7
2.1.4
Clock Slave Mode . . . . . . . . . .
8
2.1.5
PLL Filter . . . . . . . . . . . . . . . . .
10
2.1.6
DCLK . . . . . . . . . . . . . . . . . . . . .
10
2.1.7
Serial Data Interface . . . . . . . .
10
2.2
Reset, Power Down, and Status . . . . . . .
15
2.2.1
Reset
—
RESET . . . . . . . . . . . .
15
2.2.2
Power Down
—
PDN . . . . . . . .
16
2.2.3
Status Registers . . . . . . . . . . .
16
2.3
Signal Processing . . . . . . . . . . . . . . . . . . .
17
2.3.1
Volume Control . . . . . . . . . . . .
17
2.3.2
Mute . . . . . . . . . . . . . . . . . . . . .
18
2.3.3
Auto Mute . . . . . . . . . . . . . . . . .
18
2.3.4
Individual Channel Mute . . . . .
18
2.3.5
De-Emphasis Filter . . . . . . . . .
18
2
2.4
Pulse Width Modulator (PWM) . . . . . . . . .
19
2.4.1
Clipping Indicator . . . . . . . . . . .
19
2.4.2
Error Recovery . . . . . . . . . . . .
19
2.4.3
Individual Channel Error Re-
covery . . . . . . . . . . . . . . . . . . . .
20
2.4.4
PWM DC-Offset Correction . .
20
2.4.5
Inter-Channel Delay . . . . . . . .
20
2.4.6
ABD Delay . . . . . . . . . . . . . . . .
20
2.4.7
PWM/H-Bridge and Discrete
H-Bridge Driver Interface . . . .
21
I2C Serial Control Interface . . . . . . . . . . .
21
2.5.1
Single Byte Write . . . . . . . . . . .
22
2.5.2
Multiple Byte Write . . . . . . . . .
22
2.5.3
Single Byte Read . . . . . . . . . . .
23
2.5.4
Multiple Byte Read . . . . . . . . .
23
Serial Control Interface Register Definitions .
24
3.1
General Status Register (x00) . . . . . . . . .
25
3.2
Error Status Register (x01) . . . . . . . . . . . .
25
3.3
System Control Register 0 (x02) . . . . . . .
25
3.4
System Control Register 1 (x03) . . . . . . .
26
3.5
Error Recovery Register (x04) . . . . . . . . .
26
3.6
Automute Delay Register (x05) . . . . . . . .
26
3.7
DC-Offset Control Registers (x06
–
x0B) .
27
3.8
Interchannel Delay Registers (x0C
–
x11)
27
3.9
ABD Delay Register (x12) . . . . . . . . . . . . .
27
3.10
Individual Channel Mute Register (x19) .
27
System Initialization . . . . . . . . . . . . . . . . . . . . . . .
28
Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
29
2.5
3
4
5