參數(shù)資料
型號： TLV320ADC3001IYZHT
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16
封裝： GREEN, DSBGA-16
文件頁數(shù)： 9/81頁
文件大?。?/td> 836K
代理商： TLV320ADC3001IYZHT
WCLK
BCLK
DOUT
‘0’
R-2
2
1
0
X
R-1
X
1/fs
FrameTime/2
DOUT_Tristate
BCLK
WCLK
DIN/
DOUT
n-1 n-2
1
0
n-1 n-2
1
0
1/fs
LSB
MSB
LeftChannel
RightChannel
n-3
2
n-3
LSB
MSB
SLAS548C
– OCTOBER 2008 – REVISED APRIL 2011
Figure 15. First Channel Disabled, Second Channel Enabled, Hi-Z State Enabled
The sync signal for the ADC filter is not generated based on the disabled channel. The sync signal for the filter
corresponds to the beginning of the earlier of the two channels. If the first channel is disabled, the filter sync is
generated at the beginning of the second channel, if it is enabled. If both the channels are disabled, there is no
output to the serial bus, and the filter sync corresponds to the beginning of the frame.
By default, when the word clocks and bit clocks are generated by the TLV320ADC3001, these clocks are active
only when the ADC is powered up within the device. This is done to save power. However, it also supports a
feature wherein both the word clocks and bit clocks can be active even when the codec in the device is powered
down. This is useful when using the TDM mode with multiple codecs on the same bus or when word clocks or bit
clocks are used in the system as general-purpose clocks.
Right-Justified Mode
In right-justified mode, the LSB of the left channel is valid on the rising edge of the bit clock preceding the falling
edge of word clock. Similarly, the LSB of the right channel is valid on the rising edge of the bit clock preceding
the rising edge of the word clock. See Figure 16 for right-justifed mode timing.
Figure 16. Timing Diagram for Right-Justified Mode
For right-justified mode, the number of bit clocks per frame should be greater than twice the programmed word
length of the data. Note that the time-slot-based mode is not available in the right-justified mode.
Left-Justified Mode
In left-justified mode, the MSB of the right channel is valid on the rising edge of the bit clock following the falling
edge of the word clock. Similarly, the MSB of the left channel is valid on the rising edge of the bit clock following
the rising edge of the word clock. Figure 17 shows the standard timing of the left-justified mode.
Copyright
2008–2011, Texas Instruments Incorporated
17
相關(guān)PDF資料
PDF描述
TLV320ADC3001IYZHR 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16
TLV320ADC3101IRGER320 SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320ADC3101IRGET320 SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320ADC3101IRGER SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320ADC3101IRGET SPECIALTY CONSUMER CIRCUIT, PQCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320ADC3001IYZHT 制造商:Texas Instruments 功能描述:Analog/Digital (A/D) Converter IC
TLV320ADC3101 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low Power Stereo ADC for Wireless Handsets and Portable Audio
TLV320ADC3101EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320ADC3101EVM-K Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320ADC3101IRGER 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 92dB (16B) Low Power Stereo ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
TLV320ADC3101IRGET 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 92dB (16B) Low Power Stereo ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*