參數(shù)資料
型號: TLV320AIC31IRHBTG4
廠商: Texas Instruments
文件頁數(shù): 15/84頁
文件大?。?/td> 0K
描述: IC STEREO AUDIO CODEC LP 32-VQFN
標(biāo)準(zhǔn)包裝: 250
類型: 立體聲音頻
數(shù)據(jù)接口: PCM 音頻接口
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 92 / 100
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 92 / 100
電壓 - 電源,模擬: 2.7 V ~ 3.6 V
電壓 - 電源,數(shù)字: 1.65 V ~ 1.95 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 32-QFN 裸露焊盤(5x5)
包裝: 帶卷 (TR)
配用: 296-19476-ND - KIT EVAL/DEMO FOR TLV320AIC31
296-19475-ND - MODULE EVAL FOR TLV320AIC31
DSP MODE
BCLK
WCLK
0
T0152-01
1/fs
LSB
LSB MSB
MSB
LeftChannel
RightChannel
1
2
SDIN/SDOUT
n–1
n–2
n–3
n–4
n–2
TDM DATA TRANSFER
SLAS497C – AUGUST 2006 – REVISED DECEMBER 2008 ............................................................................................................................................. www.ti.com
In DSP mode, the rising edge of the word clock starts the data transfer with the left channel data first and
immediately followed by the right channel data. Each data bit is valid on the falling edge of the bit clock.
Figure 21. DSP Serial Bus Mode Operation
Time-division multiplexed (TDM) data transfer can be realized in any of the above transfer modes if the 256-clock
bit clock mode is selected, although it is recommended to be used in either left-justified mode or DSP mode. By
changing the programmable offset, the bit clock in each frame where the data begin can be changed, and the
serial data output driver (DOUT) can also be programmed to 3-state during all bit clocks except when valid data
are being put onto the bus. This allows other codecs to be programmed with different offsets and to drive their
data onto the same DOUT line, just in a different slot. For incoming data, the codec simply ignores data on the
bus except where it is expected based on the programmed offset.
Note that the location of the data when an offset is programmed is different, depending on what transfer mode is
selected. In DSP mode, both left and right channels of data are transferred immediately adjacent to each other in
the frame. This differs from left-justified mode, where the left and right channel data will always be a half-frame
apart in each frame. In this case, as the offset is programmed from zero to some higher value, both the left and
right channel data move across the frame, but still stay a full half-frame apart from each other. This is depicted in
Figure 22 for the two cases.
22
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC31
相關(guān)PDF資料
PDF描述
TOIM5232-TR3 IC SIR ENDEC IRDA 115.2K 20-QFN
TP3057V-X IC INTERFACE ENHANCED SER 20PLCC
TP3067V-X IC INTERFACE ENHANCED SER 20PLCC
TPA0223DGQ IC AMP AUDIO PWR 2W MONO 10MSOP
TPA2008D2PWP IC AMP AUDIO PWR 3W STER 24TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC32 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC32_07 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY
TLV320AIC3204 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power Stereo Audio Codec
TLV320AIC3204EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3204 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3204IRHBR 功能描述:接口—CODEC Very LW PWR Stereo Audio CODEC/TuneTM RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel