參數(shù)資料
型號(hào): TS68230FN
廠商: 意法半導(dǎo)體
英文描述: HMOS PARALLEL INTERFACE/TIMER
中文描述: HMO的并行接口/定時(shí)器
文件頁(yè)數(shù): 20/61頁(yè)
文件大?。?/td> 2911K
代理商: TS68230FN
Programmable Options Mode 0 - Port A Submode 00 and Port B Submode 00
PACR
7 6
0 0
Port A Submode
Submode 00
PACR
5 4 3
0 X X
1 0 0
1 0 1
1 1 0
1 1 1
H2 Control
Input pin - edge-sensitive status input, H2S is set on an asserted edge.
Output pin - negated, H2S is always clear.
Output pin - asserted, H2S is always clear.
Output pin - interlocked input handshake protocol, H2S is always clear.
Output pin - pulsed input handshake protocol, H2S is always clear.
PACR
2
0
1
H2 Interrupt Enable
The H2 interrupt is disabled.
The H2 interrupt is enabled.
PACR
1
0
1
H1 SVCR Enable
The H1 interrupt and DMA request are disabled.
The H1 interrupt and DMA request are enabled.
PACR
0
X
H1 Status Control
The H1S status bit is set anytime input data is present in the double-buffered input path.
PBCR
7 6
0 0
Port B Submode
Submode 00
PBCR
5 4 3
0 X X
1 0 0
1 0 1
1 1 0
1 1 1
H4 Control
Input pin - edge-sensitive status input, H4S is set on an asserted edge.
Output pin - negated, H4S is always cleared.
Output pin - asserted, H4S is always cleared.
Output pin - interlocked input handshake protocol, H4S is always cleared.
Output pin - pulsed input handshake protocol, H4S is always cleared.
TS68230
20/61
相關(guān)PDF資料
PDF描述
TS68230 HMOS PARALLEL INTERFACE/TIMER
TS68230CP10 HMOS PARALLEL INTERFACE/TIMER
TS68230CP8 HMOS PARALLEL INTERFACE/TIMER
TS68230P HMOS PARALLEL INTERFACE/TIMER
TS68230CFN8 HMOS PARALLEL INTERFACE/TIMER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68230MC1B/C10 制造商:e2v technologies 功能描述:
TS68230MCB/C8 制造商:e2v technologies 功能描述:
TS68230P 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:HMOS PARALLEL INTERFACE/TIMER
TS68302 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP
TS68302CA1B/C16 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Multiprotocol Processor IMP