
44
TS68332
2118A–HIREL–03/02
WraparoundTransferMode:
Wraparoundtransfermodeallowsforautomatic,continu-
ousre-executionofthepreprogrammedqueueentries.Newlytransferreddatareplaces
previouslytransferreddata.WraparoundsimplifiesinterfacingwithA/Dconvertersby
automaticallyprovidingtheCPUwiththelatestconversionsintheQSPIRAM.Conse-
quently,serialperipheralsappearasmemory-mappedparalleldevicestotheCPU.
ProgrammableTransferLength:
Thenumberofbitsinaserialtransferisprogrammable
from8to16bits,inclusive.Forexample,10-bitscouldbeusedforcommunicatingwith
anexternal10-bitsA/Dconvertor.Likewise,avacuumfluorescentdisplaydrivermight
requirea12-bitsserialtransfer.Theprogrammablelengthsimplifiesinterfacingtoserial
peripheralsthatrequiredifferentdatalengths.
ProgrammableTransferDelay:
Aninter-transferdelaymaybeprogrammedfrom
approximately1to500μs(usinga16.78MHzsystemclock).Forexample,anA/Dcon-
vertormayrequiretimebetweentransferstocompleteanewconversion.Thedefault
delayis1μs.Theprogrammablelengthofdelaysimplifiesinterfacingtoserialperipher-
alsthatrequiredelaytimebetweendatatransfers.
ProgrammableQueuePointer:
TheQSPIhasapointerthatpointstothequeuelocation
containingthedataforthenextserialtransfer.TheCPUcanswitchfromonetaskto
anotherintheQSPIbywritingtothequeuepointer,changingthelocationinthequeue
thatistobetransferrednext.Otherwise,thepointerincrementsaftereachserialtrans-
fer.Bysegmentingthequeue,multiple-tasksupportcanbeprovidedbytheQSPI.
ContinuousTransferMode:
Thecontinuoustransfermodeallowstheusertoexchange
anuninterruptedbitstreamwithaperipheral.Aminimumof8-bitsandamaximumof
256-bitsmaybetransferredinasingleburstwithoutCPUintervention.Longertransfers
arepossible;however,minimalCPUinterventionisrequiredtopreventlossofdata.A
1microsecondpause(usinga16.78MHzsystemclock)isinsertedbetweeneachentry
transfer.
QSPIRAM:
TheQSPIusesan80-byteblockofdual-accessstaticRAMthatcanbe
accessedbyboththeQSPIandtheCPU.Becauseofsharing,thelengthoftimetaken
bytheCPUtoaccesstheQSPIRAM,whentheQSPIisenabled,maybelongerthan
whentheQSPIisdisabled.FromonetofourCPUwaitstatesmaybeinsertedbythe
QSPIintheprocessofreadingorwriting.
TheRAMisdividedintothreesegments:receivedata,transmitdata,andcommand
control.ReceivedataisinformationreceivedfromaserialdeviceexternaltotheMCU.
TransmitdataisinformationstoredbytheCPUfortransmissiontoanexternalperiph-
eralchip.CommandcontrolcontainsalltheinformationneededbytheQSPItoperform
thetransfer.Figure24illustratestheorganizationoftheRAM.