參數(shù)資料
型號(hào): TVP7002PZP
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: GREEN, PLASTIC, HTQFP-100
文件頁數(shù): 25/57頁
文件大小: 517K
代理商: TVP7002PZP
SLES206B
– MAY 2007 – REVISED MAY 2011
H-PLL and Clamp Control
Subaddress
0Fh
Default (2Eh)
7
6
5
4
3
2
1
0
CF
CP
Coast Sel
CPO
CPC
SMO
FCPD
ADC Test
CF: Clamp Function. Clamp pulse select. This control bit determines whether the timing for both the fine clamp and the ALC circuit are
generated internally or externally.
0 = Internal fine clamp and ALC timing (default)
1 = External fine clamp and ALC timing (pin 76)
CP: Clamp Polarity. External clamp polarity select
0 = Active-high clamp pulse (default)
1 = Active-low clamp pulse
CS: Coast Select. Coast signal select. This control bit determines whether the timing for H-PLL coast signal is generated internally or
externally.
0 = External H-PLL coast timing (pin 77)
1 = Internal H-PLL coast timing (default)
CPO: Coast Polarity Override
0 = Polarity determined by chip (default)
1 = Polarity set be Bit 3 in register 0Fh
CPC: Coast Polarity Change. External coast polarity select
0 = Active-low coast signal
1 = Active-high coast signal (default)
SMO: Seek Mode Override. Places the TVP7002 in a low power mode whenever no activity is detected on the selected sync inputs.
0 = Enable automatic power management mode
1 = Disable automatic power management mode (default)
NOTE: Digital outputs are not high impedance and may be in a random state during low power mode. Outputs can be put
in high impedance state by I2C register 17h.
FCPD: Full Chip Power Down. Active-low power down. FCPD powers down all blocks except I2C. The I2C register values are retained.
0 = Power-down mode
1 = Normal operation (default)
NOTE: Digital outputs are not high impedance and may be in random state during FCPD. Outputs can be put in high
impedance state by I2C register 17h.
ADC Test: Active-high ADC test mode select. When placed in the ADC test mode, the TVP7002 disables the fine clamp, enables the
coarse clamp, and selects the external clock input (pin 80) for each ADC channel.
0 = ADC test mode disabled (default)
1 = ADC test mode enabled
NOTE: Also see the Horizontal PLL Control register at subaddress 03h.
Copyright
2007–2011, Texas Instruments Incorporated
31
相關(guān)PDF資料
PDF描述
TWL1101PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TWL1101PFBR SPECIALTY CONSUMER CIRCUIT, PQFP48
TWL1102PBS SPECIALTY CONSUMER CIRCUIT, PQFP32
TWL1102PBSR SPECIALTY CONSUMER CIRCUIT, PQFP32
TWL1103PBS SPECIALTY CONSUMER CIRCUIT, PQFP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP7002PZPR 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8/10B 165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
TVP9000MZDSR 制造商:Texas Instruments 功能描述:
TVP9000ZDS 制造商:Texas Instruments 功能描述:
TVP9000ZDSR 制造商:Texas Instruments 功能描述:
TVP9001ZDS 制造商:Texas Instruments 功能描述: