- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98307 > TVP7002PZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | TVP7002PZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數(shù)： | 42/57頁 |
| 文件大?。?/td> | 517K |
| 代理商： | TVP7002PZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
SLES206B
– MAY 2007 – REVISED MAY 2011
Lines Per Frame Status
Subaddress
37h
–38h
Read only
Subaddress
7
6
5
4
3
2
1
0
37h
Lines per Frame [7:0]
38h
Reserved
mac detect
P/I detect
Reserved
Lines per Frame [11:8]
mac detect: Macrovision pseudo-sync detection status
0 = Macrovision not detected
1 = Macrovision detected
P/I detect: Progressive/interlaced video detection status. Not dependent on the H-PLL being locked.
0 = Interlaced video detected
1 = Progressive video detected
Lines per Frame [11:0]: Number of lines per frame.
The lines per frame value may be used along with the clocks per line value (subaddresses 39h
–3Ah) to determine the vertical frequency
(fV) of the video input.
fV = clock reference frequency / clocks per line / lines per frame
NOTE: The Lines per Frame counter is not dependent on the H-PLL being locked.
Table 16. Expected Status Read-Back When Using a 27-MHz REFCLK
Clocks Per
Lines per
HSYNC
Format
I/P Bit
HS POL
Line
frame
Width
480i60Hz
1716
525
126
0
1
480p60Hz
858
525
63
1
576i50Hz
1728
625
126
0
1
576p50Hz
864
625
63
1
720p60Hz
600
750
14
1
1080i60Hz
800
1125
16
0
1
1080p60Hz
400
1125
8
1
XGA60Hz
558
806
56
1
0
XGA75Hz
449
800
32
1
Clocks Per Line Status
Subaddress
39h
–3Ah
Read only
Subaddress
7
6
5
4
3
2
1
0
39h
Clocks per Line [7:0]
3Ah
Reserved
Clocks per Line [11:8]
Clocks per Line [11:0]: Number of clock cycles per line. The value written to this register represents the length of the longest line per frame.
A known timing reference based on either the internal clock reference (~6.5 MHz) or an external clock reference input (EXT_CLK) of up to
27 MHz may be selected using subaddress 1Ah.
The clocks per line value may be used to determine the horizontal frequency (fH) of the video input.
fH = clock reference frequency / clocks per line
NOTE: The Clocks per Line counter is not dependent on the H-PLL being locked.
HSYNC Width
Subaddress
3Bh
Read only
7
6
5
4
3
2
1
0
HSYNC width [7:0]
HSYNC width [7:0]: Number of clock cycles between the leading and trailing edges of the HSYNC input. A known timing reference based
on either the internal clock reference (~6.5 MHz) or an external clock reference input (EXT_CLK) of up to 27 MHz may be selected using
subaddress 1Ah.
NOTE: The HSYNC width counter is not dependent on the H-PLL being locked.
Copyright
2007–2011, Texas Instruments Incorporated
47
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1102PBSR | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1103PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP7002PZPR | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8/10B 165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 輸入信號(hào)類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDS | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。