
www.ti.com
TMS320F2809, TMS320F2808, TMS320F2806
TMS320F2802, TMS320F2801, UCD9501
TMS320C2802, TMS320C2801 Digital Signal Processors
SPRS230G–OCTOBER 2003–REVISED FEBRUARY 2006
6-5
Typical Current Consumption by Various Peripherals (at 100 MHz)
.......................................................
94
TMS320x280x Clock Table and Nomenclature
...............................................................................
97
Input Clock Frequency
...........................................................................................................
98
XCLKIN Timing Requirements - PLL Enabled
................................................................................
98
XCLKIN Timing Requirements - PLL Disabled
................................................................................
98
XCLKOUT Switching Characteristics (PLL Bypassed or Enabled)
.........................................................
98
Power Management and Supervisory Circuit Solutions
......................................................................
99
Reset (XRS) Timing Requirements
...........................................................................................
101
General-Purpose Output Switching Characteristics
.........................................................................
102
General-Purpose Input Timing Requirements
...............................................................................
103
IDLE Mode Timing Requirements
.............................................................................................
105
IDLE Mode Switching Characteristics
.........................................................................................
105
STANDBY Mode Timing Requirements
......................................................................................
105
STANDBY Mode Switching Characteristics
.................................................................................
106
HALT Mode Timing Requirements
............................................................................................
106
HALT Mode Switching Characteristics
.......................................................................................
107
ePWM Timing Requirements
...................................................................................................
108
ePWM Switching Characteristics
..............................................................................................
108
Trip-Zone input Timing Requirements
........................................................................................
108
High Resolution PWM Characteristics at SYSCLKOUT = (60 - 100 MHz)
..............................................
109
Enhanced Capture (eCAP) Timing Requirement
............................................................................
109
eCAP Switching Characteristics
...............................................................................................
109
Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
....................................................
109
eQEP Switching Characteristics
...............................................................................................
109
External ADC Start-of-Conversion Switching Characteristics
..............................................................
110
External Interrupt Timing Requirements
......................................................................................
110
External Interrupt Switching Characteristics
.................................................................................
110
I
2
C Timing
........................................................................................................................
111
SPI Master Mode External Timing (Clock Phase = 0)
......................................................................
112
SPI Master Mode External Timing (Clock Phase = 1)
......................................................................
114
SPI Slave Mode External Timing (Clock Phase = 0)
........................................................................
115
SPI Slave Mode External Timing (Clock Phase = 1)
........................................................................
116
ADC Electrical Characteristics (over recommended operating conditions)
..............................................
118
ADC Power-Up Delays
..........................................................................................................
119
Current Consumption for Different ADC Configurations (at 12.5-MHz ADCCLK)
.......................................
119
Sequential Sampling Mode Timing
............................................................................................
121
Simultaneous Sampling Mode Timing
........................................................................................
122
Flash Endurance
.................................................................................................................
124
Flash Parameters at 100-MHz SYSCLKOUT
................................................................................
124
Flash/OTP Access Timing
......................................................................................................
124
Minimum Required Wait-States at Different Frequencies
..................................................................
125
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
6-36
6-37
6-38
6-39
6-40
6-41
6-42
6-43
6-44
6-45
List of Tables
7