- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1380TT Stereo audio coder-decoder for MD, CD and MP3 PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1380TT |
| 元件分類： | 通用總線功能 |
| 英文描述： | Stereo audio coder-decoder for MD, CD and MP3 |
| 中文描述： | 立體聲音頻編碼器，可用于MD，CD和MP3解碼器 |
| 文件頁(yè)數(shù)： | 45/68頁(yè) |
| 文件大?。?/td> | 278K |
| 代理商： | UDA1380TT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
2002 Sep 16
45
Philips Semiconductors
Product specification
Stereo audio coder-decoder
for MD, CD and MP3
UDA1380
Table 56
ADC input amplifier PGA gain setting bits
11.13 ADC settings
Table 57
Register address 22H
Table 58
Description of register bits
11 to 8
PGA_GAIN
CTRLR[3:0]
ADC input amplifier right gain settings.
A 4-bit value to program the gain of the input
amplifier. There are nine settings, for a gain range from 0 to 24 dB in steps of 3 dB. The
gain control of the PGA is independent for left and right. Default value 0000,
see Table 56.
default value 0
ADC input amplifier left gain settings.
A 4-bit value to program the gain of the input
amplifier. There are nine settings, for a gain range from 0 to 24 dB in steps of 3 dB. The
gain control of the PGA is independent for left and right. Default value 0000,
see Table 56.
7 to 4
3 to 0
PGA_GAIN
CTRLL[3:0]
PGA_GAINCTRLR3
PGA_GAINCTRLL3
PGA_GAINCTRLR2
PGA_GAINCTRLL2
PGA_GAINCTRLR1
PGA_GAINCTRLL1
PGA_GAINCTRLR0
PGA_GAINCTRLL0
PGA_GAIN (dB)
0
0
0
0
0
0
0
0
1
0
0
0
0
1
1
1
1
X
0
0
1
1
0
0
1
1
X
0
1
0
1
0
1
0
1
X
0 (default)
3
6
9
12
15
18
21
24
BIT
15
0
14
0
13
0
12
11
10
9
8
Symbol
Default
ADCPOL_ INV VGA_CTRL3 VGA_CTRL2
0
VGA_CTRL1
0
VGA_CTRL0
0
0
0
BIT
7
0
6
5
0
4
0
3
2
1
0
Symbol
Default
SEL_LNA
0
SEL_MIC
0
SKIP_DCFIL
1
EN_DCFIL
0
BIT
SYMBOL
DESCRIPTION
15 to 13
12
ADCPOL_INV
default value 000
ADC polarity control.
A 1-bit value to select ADC polarity. When this bit is logic 0:
polarity of ADC non-inverting. When this bit is logic 1: polarity of ADC inverting.
Default value 0.
Microphone input VGA gain settings.
A 4-bit value to program the gain of the LNA
in the microphone input channel. The range is 0 to 30 dB in steps of 2 dB.
Default value 0000, see Table 59.
11 to 8
VGA_CTRL[3:0]
BIT
SYMBOL
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1384 | Multichannel audio coder-decoder |
| UDA1384H | Multichannel audio coder-decoder |
| UDN2878W-2 | 10A SCRS |
| UDZ2.4B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ10B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1380TT/N2 | 制造商:PHILIP 功能描述: |
| UDA1380TT/N2,512 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1380TT/N2,518 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1380TT-T | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1384 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multichannel audio coder-decoder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。