參數(shù)資料
型號： UDA1380TT
元件分類： 通用總線功能
英文描述： Stereo audio coder-decoder for MD, CD and MP3
中文描述： 立體聲音頻編碼器，可用于MD，CD和MP3解碼器
文件頁數(shù)： 57/68頁
文件大?。?/td> 278K
代理商： UDA1380TT
2002 Sep 16
57
Philips Semiconductors
Product specification
Stereo audio coder-decoder
for MD, CD and MP3
UDA1380
Notes
1.
2.
3.
The typical value of the timing is specified at 48 kHz sampling frequency (see Fig.16).
T
cy(s)
is the cycle time of the sample frequency.
In order to prevent digital noise interfering with the L3-bus communication, it is best to have the rise and fall times as
short as possible.
When the sampling frequency is below 32 kHz, the L3CLOCK cycle must be limited to
1
64fs
cycle.
C
b
is the total capacitance of one bus line in pF. The maximum capacitive load for each bus line is 400 pF.
After this period, the first clock pulse is generated.
To be suppressed by the input filter.
4.
5.
6.
7.
t
stp(L3)
L3MODE stop time in data transfer
mode
L3DATA set-up time in address and
data transfer mode
L3DATA hold time in address and
data transfer mode
L3DATA set-up time for read data
L3DATA hold time for read data
L3DATA enable time for read data
L3DATA disable time for read data
190
ns
t
su(L3)DA
190
ns
t
h(L3)DA
30
ns
t
su(L3)R
t
h(L3)R
t
en(L3)R
t
dis(L3)R
50
360
380
50
ns
ns
ns
ns
I
2
C-bus interface timing;
see Fig.20
f
SCL
t
LOW
t
HIGH
t
r
t
f
t
HD;STA
t
SU;STA
t
SU;STO
t
BUF
SCL clock frequency
SCL LOW time
SCL HIGH time
rise time SDA and SCL
fall time SDA and SCL
hold time START condition
set-up time repeated START
set-up time STOP condition
bus free time between a STOP and
START condition
data set-up time
data hold time
pulse width of spikes
capacitive load for each bus line
0
1.3
0.6
20 + 0.1C
b
20 + 0.1C
b
0.6
0.6
0.6
1.3
400
300
300
kHz
μ
s
μ
s
ns
ns
μ
s
μ
s
μ
s
μ
s
note 5
note 5
note 6
t
SU;DAT
t
HD;DAT
t
SP
C
b
100
0
0
50
400
ns
μ
s
ns
pF
note 7
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料
PDF描述
UDA1384 Multichannel audio coder-decoder
UDA1384H Multichannel audio coder-decoder
UDN2878W-2 10A SCRS
UDZ2.4B Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode
UDZ10B Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UDA1380TT/N2 制造商:PHILIP 功能描述:
UDA1380TT/N2,512 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
UDA1380TT/N2,518 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
UDA1380TT-T 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
UDA1384 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multichannel audio coder-decoder
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*