參數(shù)資料
型號(hào)： UPD4564323G5-A10B-9JH
廠商： NEC Corp.
英文描述： 64M-bit Synchronous DRAM 4-bank, LVTTL
中文描述： 6400位同步DRAM 4銀行，LVTTL
文件頁(yè)數(shù)： 7/84頁(yè)
文件大?。?/td> 1048K
代理商： UPD4564323G5-A10B-9JH
Data Sheet M14376EJ2V0DS00
7
μ
PD4564323 for Rev.
E
13. Electrical Specifications ................................................................................................................. 32
13.1
AC Parameters for Read Timing ......................................................................................................... 37
13.2
AC Parameters for Write Timing ......................................................................................................... 39
13.3
Relationship between Frequency and Latency ................................................................................. 40
13.4
Mode Register Set ................................................................................................................................ 41
13.5
Power on Sequence and CBR (Auto) Refresh ................................................................................... 42
13.6
/CS Function ......................................................................................................................................... 43
13.7
Clock Suspension during Burst Read (using CKE Function) .......................................................... 44
13.8
Clock Suspension during Burst Write (using CKE Function) .......................................................... 46
13.9
Power Down Mode and Clock Mask ................................................................................................... 48
13.10 CBR (Auto) Refresh ............................................................................................................................. 49
13.11 Self Refresh (Entry and Exit) ............................................................................................................... 50
13.12 Random Column Read (Page with Same Bank) ................................................................................ 51
13.13 Random Column Write (Page with Same Bank) ................................................................................ 53
13.14 Random Row Read (Ping-Pong Banks) ............................................................................................. 55
13.15 Random Row Write (Ping-Pong Banks) ............................................................................................. 57
13.16 Read and Write ..................................................................................................................................... 59
13.17 Interleaved Column Read Cycle ......................................................................................................... 61
13.18 Interleaved Column Write Cycle ......................................................................................................... 63
13.19 Auto Precharge after Read Burst ....................................................................................................... 65
13.20 Auto Precharge after Write Burst ....................................................................................................... 67
13.21 Full Page Read Cycle ........................................................................................................................... 69
13.22 Full Page Write Cycle ........................................................................................................................... 71
13.23 Byte Write Operation ........................................................................................................................... 73
13.24 Burst Read and Single Write (Option) ................................................................................................ 74
13.25 Full Page Random Column Read ........................................................................................................ 75
13.26 Full Page Random Column Write ....................................................................................................... 76
13.27 PRE (Precharge) Termination of Burst ............................................................................................... 77
14. Package Drawing ............................................................................................................................. 79
15. Recommended Soldering Condition ............................................................................................. 80
16. Revision History .............................................................................................................................. 80
相關(guān)PDF資料
PDF描述
UPD4564323G5-A60-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A80-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564323G5-A70-9JH 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD46128512-E10X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION
UPD46128512-E11X 128M-BIT CMOS MOBILE SPECIFIED RAM 8M-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4564323G5-A10BL-9HJ 制造商:Renesas Electronics Corporation 功能描述:
UPD45D128442G5C759LG 制造商:NEC 功能描述:*
UPD4701AC-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702C-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4702G-A 制造商:Renesas Electronics 功能描述:Cut Tape
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*