- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD72852A (NEC Corp.) IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI PDF資料下載
參數(shù)資料
| 型號： | UPD72852A |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| 中文描述： | 1個IEEE1394a 2000年的要求400 Mbps的雙端口PHY的大規(guī)模集成電路 |
| 文件頁數(shù)： | 28/48頁 |
| 文件大?。?/td> | 373K |
| 代理商： | UPD72852A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Data Sheet S16725EJ2V0DS
28
μ
PD72852A
Table 4-11. PHY Operation Before LREQ Request to the CTL Function Changes
Request
State of CTL in C
B
after
LREQ was issued
Operation of the PHY
Fair, Priority
Receive
Hold the request if the acceleration of arbitration packet transmitted with
enable is 8 bits (ACK).
Except for 8 bits, the requests are ignored.
Ignore the request when the acceleration of arbitration is disabled.
Grant
Arbitration Won.
Idle, Status
Excluding when the bus reset is generated, Hold the requests.
Immediate
Grant
Receive
The packet is being transmitted to Link. Request Hold.
Idle, Status
Excluding when the bus reset is generated, hold the request.
Isochronous
Transmit Idle (driven by Link)
Request Hold.
Grant
Arbitration Won.
Receive
Request Hold.
Status
Request is ignored when sub-action gap is detected.
Idle
Register Read
Any (driven by Link)
Grant
Request Hold.
Receive
Request Hold.
Status
Hold the request until the corresponding register value is returned.
Idle
Register Write,
Acceleration
control
Any
Request is completed.
4.3.3 SCLK Timing
Table 4-12. SCLK Timing
Timing Constant
Comment
MIN.
MAX.
Unit
BUS_TO_LINK_DELAY
Period from receiving RX_DATA_PREFIX until
Receive to CTL is output.
2
9
SCLK cycle
DATA_PREFIX_TO_GRANT
Period when the Grant is output to CTL after
TX_DATA_PREFIX is output to a port.
25
SCLK cycle
LINK_TO_BUS_DELAY
Period when TX_DATA_END is output to all ports after
transmitting the packet by Link after idle was asserted
to CTL.
2
5
SCLK cycle
MAX_HOLD
Maximum period when Hold can be asserted by Link
to confirm Grant.
47
SCLK cycle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72852AGB-8EU | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| UPD72870 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870F1-FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。