- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378746 > UPD72852A (NEC Corp.) IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD72852A |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| 中文描述： | 1個(gè)IEEE1394a 2000年的要求400 Mbps的雙端口PHY的大規(guī)模集成電路 |
| 文件頁(yè)數(shù)： | 29/48頁(yè) |
| 文件大?。?/td> | 373K |
| 代理商： | UPD72852A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
Data Sheet S16725EJ2V0DS
29
μ
PD72852A
4.4 Acceleration Control
Enable of ack-acceleration and fly-by on the same isochronous period may create a problem. The isochronous
cycle may extend unintentionally when transmitting the asynchronous packet by a node using ack-acceleration and fly-
by.
To avoid this problem, Link should control Disable/Enable of these enhancements (ack-Acceleration, fly-by), by
Acceleration Control requests. Cycle master cannot issue the Acceleration Control request.
The enhancements should not be used from the generation of the local cycle synchronization event to the
confirmation of cycle start. In this period, all Links except for Cycle Master use Acceleration Control as follows:
Do not issue Fair nor Priority request to Link after generating local cycle synchronization, if the Acceleration
Control request’s Accelerate bit is not set to 0.
Link must not use Hold when transmitting continuous primary asynchronous packet after the Acknowledge packet,
except after ack_pending to complete the split transaction.
Ending the Link during the isochronous period issues the acceleration control request to set the Accelerate bit to 1,
enabling these enhancements.
The
μ
PD72852A does not require setting the Acceleration Control during isochronous transmit to enable the
isochronous request fly-by acceleration.
It is not necessary to issue Acceleration Control request when the cycle master is absent from the serial bus. These
enhancements are enabled if the Enab_accel bit in the PHY register is set. The
μ
PD72852A supports Variable
Acceleration controlled by the Acceleration Control during power-on reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72852AGB-8EU | IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI |
| UPD72870 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72870F1-FA2 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871GM-8ED | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
| UPD72871 | IEEE1394 1-CHIP OHCI HOST CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。