
153
μ
PD75517(A)
Note
Only lower three bits are valid in the B register.
Memory
bit
manipula-
tion
instruc-
tion
Branch
instruc-
tion
SET1
CLR1
SKT
SKF
SKTCLR
AND1
OR1
XOR1
BR
BRA
BRCB
mem.bit
fmem.bit
pmem.@L
@H+mem.bit
mem.bit
fmem.bit
pmem.@L
@H+mem.bit
mem.bit
fmem.bit
pmem.@L
@H+mem.bit
mem.bit
fmem.bit
pmem.@L
@H+mem.bit
fmem.bit
pmem.@L
@H+mem.bit
CY,fmem.bit
CY,pmem.@L
CY,@H+mem.bit
CY,fmem.bit
CY,pmem.@L
CY,@H+mem.bit
CY,fmem.bit
CY,pmem.@L
CY,@H+mem.bit
addr1
$addr
!addr
PCDE
PCXA
BCDE
Note
BCXA
Note
!addr1
!caddr
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
—
1
3
2
2
2
2
3
2
*3
*4
*5
*1
*3
*4
*5
*1
*3
*4
*5
*1
*3
*4
*5
*1
*4
*5
*1
*4
*5
*1
*4
*5
*1
*4
*5
*1
*11
*7
*6
*11
*11
*11
*8
(mem.bit) = 1
(fmem.bit) = 1
(pmem.@L) = 1
(@H+mem.bit) = 1
(mem.bit) = 0
(fmem.bit) = 0
(pmem.@L) = 0
(@H+mem.bit) = 0
(fmem.bit) = 1
(pmem.@L) = 1
(@H+mem.bit) = 1
2
2
2
2
2
2
2
2
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2 + S
2
2
2
2
2
2
2
2
2
—
2
3
3
3
3
3
3
2
ate instruction from the BR !addr, BRA
!addr1, BRCB !caddr, and BR $addr
instructions.)
Number
of bytes
Machine
cycle
Operand
Mnemonic
Instruction
Operation
Address-
ing area
Skip
condition
(mem.bit)
←
1
(fmem.bit)
←
1
(pmem
7-2
+L
3-2
.bit(L
1-0
))
←
1
(H+mem
3-0
.bit)
←
1
(mem.bit)
←
0
(fmem.bit)
←
0
(pmem
7-2
+L
3-2
.bit(L
1-0
))
←
0
(H+mem
3-0
.bit)
←
0
Skip if (mem.bit) = 1
Skip if (fmem.bit) = 1
Skip if (pmem
7-2
+L
3-2
.bit(L
1-0
)) = 1
Skip if (H+mem
3-0
.bit) = 1
Skip if (mem.bit) = 0
Skip if (fmem.bit) = 0
Skip if (pmem
7-2
+L
3-2
.bit(L
1-0
)) = 0
Skip if (H+mem
3-0
.bit) = 0
Skip if (fmem.bit) = 1 and clear
Skip if (pmem
7-2
+ L
3-2
.bit(L
1-0
)) = 1 and clear
Skip if (H+mem
3-0
.bit) = 1 and clear
CY
←
CY
∧
(fmem.bit)
CY
←
CY
∧
(pmem
7-2
+L
3-2
.bit(L
1-0
))
CY
←
CY
∧
(H+mem
3-0
.bit)
CY
←
CY
∨
(fmem.bit)
CY
←
CY
∨
(pmem
7-2
+L
3-2
.bit(L
1-0
))
CY
←
CY
∨
(H+mem
3-0
.bit)
CY
←
CY
∨
(fmem.bit)
CY
←
CY
∨
(pmem
7-2
+L
3-2
.bit(L
1-0
))
CY
←
CY
∨
(H+mem
3-0
.bit)
PC
14-0
←
addr1
PC
14-0
←
addr
PC
14
←
0, PC
13-0
←
addr
PC
14-0
←
PC
14-8
+ DE
PC
14-0
←
PC
14-8
+ XA
PC
14-0
←
B
2-0
+ CDE
PC
14-0
←
B
2-0
+ CXA
PC
14-0
←
addr1
PC
14-0
←
PC
14,13,12
+ caddr
11-0