- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359354 > VDP3130Y (MICRONAS SEMICONDUCTOR HOLDING AG) Video Processor Family PDF資料下載
參數(shù)資料
| 型號(hào)： | VDP3130Y |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Video Processor Family |
| 中文描述： | 視頻處理器系列 |
| 文件頁(yè)數(shù)： | 19/76頁(yè) |
| 文件大?。?/td> | 1770K |
| 代理商： | VDP3130Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
ADVANCE INFORMATION
VDP 313xY
Micronas
19
2.10.11.Priority Decoder
The priority decoder selects between the sources
video, picture frame and analog RGB (OSD). The pic-
ture frame and the OSD can be enabled indepen-
dantly. The priority between picture frame and OSD is
selectable. The video source always has the lowest
priority. At the transitions between video and the pic-
ture frame the peaking transients can be suppressed
optionally.
For the video source the black level expander can be
activated and a fast switch between 2 settings (main/
side) for contrast, brightness and matrix values is pos-
sible.
2.10.12.Scan Velocity Modulation
The RGB input signal of the SVM is converted to Y in a
simple matrix. Then the Y signal is differentiated by a
filter of the transfer function 1
Z
N
, where N is pro-
grammable from 1 to 6. With a coring, some noise can
be suppressed. This is followed by a gain adjustment
and an adjustable limiter. The analog output signal is
generated by an 8-bit D/A converter.
The signal delay can be adjusted by
±
3.5 clocks in
half- clock steps. For the gain and filter adjustment
there are two parameter sets. The switching between
these two sets is done with the same RGB switch sig-
nal that is used for switching between video-RGB and
OSD-RGB for the RGB outputs (see Fig. 2
–
16).
2.10.13.Display Phase Shifter
A phase shifter is used to partially compensate the
phase differences between the video source and the
flyback signal. By using the described clock system,
this phase shifter works with an accuracy of approxi-
mately 1 ns. It has a range of 1 clock period which is
equivalent to
±
24.7 ns at 20.25 MHz. The large
amount of phase shift (full clock periods) is realized in
the front-end circuit.
Fig. 2
–
16:
SVM Block diagram
N1
N2
Coring
Gain1
Gain2
Limiter
Limit
Delay
RGB Switch
R
G
B
Output
Matrix and
Shaping
Modulation
Notch
Differen-
tiator
1
Z
Nx
Coring
adjustment
Gain
adjustment
Delay
adjustment
D/A
Converter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VDP31XXB | Video Processor Family |
| VDP3108PR | Consumer IC |
| VDSGLD_38.88 | TRANS PREBIASED PNP 200MW SOT23 |
| VDSL5100I | TVS 400W 43V UNIDIRECT SMA |
| VDSL5100 | TVS 400W 40V BIDIRECT SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VDP3131Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3132Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3133Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP3134Y | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
| VDP313XY | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video Processor Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。