- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202134 > W25Q32BVZEAG (WINBOND ELECTRONICS CORP) 32M X 1 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | W25Q32BVZEAG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 32M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 8 X 6 MM, GREEN, WSON-8 |
| 文件頁數(shù)： | 40/79頁 |
| 文件大?。?/td> | 1090K |
| 代理商： | W25Q32BVZEAG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
W25Q32BV
Publication Release Date: April 01, 2011
- 45 -
Revision F
DO
(IO
1)
7.2.25 64KB Block Erase (D8h)
The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0) (see Figure 2). The Block
Erase instruction sequence is shown in Figure 23.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the
Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction
will commence for a time duration of tBE (See AC Characteristics). While the Block Erase cycle is in
progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY
bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the
device is ready to accept other instructions again. After the Block Erase cycle has finished the Write
Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be
executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0)
bits (see Status Register Memory Protection table).
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (D8h)
8
9
29
30
31
24-Bit Address
23
22
2
1
0
High Impedance
*
Mode 0
Mode 3
= MSB
*
Figure 23. 64KB Block Erase Instruction Sequence Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG6466S335AD4M | 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 |
| W3EG7264S335AD4SG | 64M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 |
| WF1M32B-120G2UI3A | 1M X 32 FLASH 3.3V PROM MODULE, 120 ns, CQFP68 |
| WF1M32B-120H1I3A | 1M X 32 FLASH 3.3V PROM MODULE, 120 ns, CPGA66 |
| WE128K32N-150G2TC | 128K X 32 EEPROM 5V MODULE, 125 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25Q32BVZEAP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q32BVZEIG | 制造商:Winbond Electronics Corp 功能描述:32MB SPI FLASH |
| W25Q32BVZEIP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q32BVZPAG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q32BVZPAP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。