參數(shù)資料
型號： W83C554F
英文描述： W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208
中文描述： W83C554F高度集成的系統(tǒng)的I / O控制器的Power PC商標(biāo)（南橋）
文件頁數(shù)： 6/159頁
文件大?。?/td> 3991K
代理商： W83C554F
W83C553F
TABLE OF CONTENTS
Preface
............................................................................................................................................... 1
1.0
General Information................................................................................................... 5
1.1
Features .................................................................................................................... 5
1.2
General Description................................................................................................... 7
1.3
Stylistic Conventions Used in this Manual.................................................................. 9
2.0
Pin Descriptions
................................................................................................................... 10
2.1
Pin Assignments........................................................................................................ 10
2.2
Pin Description........................................................................................................... 13
3.0
System Architecture
............................................................................................................. 28
3.1
Overview................................................................................................................... 28
3.2
Active State............................................................................................................... 29
3.3
Bus Structures ........................................................................................................... 30
3.4
PCI-to-ISA Bridge...................................................................................................... 31
3.5
PCI Bus Cycles.......................................................................................................... 31
3.6
PCI I/O Read Cycle ................................................................................................... 34
3.7
PCI I/O Write Cycle ................................................................................................... 35
3.8
PCI Configuration Read Cycle ................................................................................... 36
3.9
PCI Configuration Write Cycle................................................................................... 37
3.10
PCI Memory Read ..................................................................................................... 38
3.11
PCI Memory Write..................................................................................................... 39
3.12
PCI Memory Read Line.............................................................................................. 40
3.13
PCI Memory Write and Invalidate.............................................................................. 40
3.14
Transaction Termination ............................................................................................ 41
3.14.1
PCI Disconnect With Data Transfer Timing................................................ 41
3.14.2
PCI Disconnect Without Data Transfer Timing ........................................... 42
3.14.3
PCI Target Abort Timing ............................................................................ 43
3.14.4
PCI Preemption Timing.............................................................................. 44
3.14.5
PCI Master Abort Timing............................................................................ 45
3.15
IDE Interface Operation............................................................................................. 46
3.16
PIO Transfers ............................................................................................................ 47
3.17
32-Bit Data Transfers................................................................................................. 48
3.18
Bus Master Transfers................................................................................................. 49
3.19
82C59A Interrupt Controller ....................................................................................... 49
3.20
82C37A DMA Controller............................................................................................. 49
3.21
82C54 Counter/Timer ................................................................................................ 50
3.22
PCI Arbiter................................................................................................................. 50
3.23
Break Events............................................................................................................. 51
3.24
CPU Modes (X86 or PowerPC) .................................................................................. 51
4.0
Register Information
............................................................................................................ 52
4.1
PCI Configuration Space - ISA Bridge Registers (Function 0) .................................... 54
4.1.1
Function 0 Header Registers...................................................................... 54
4.1.2
Function 0 Control Registers...................................................................... 58
4.2
ISA Bridge (Function 0) I/O Registers ........................................................................ 78
4.2.1
DMA Controller I/O Registers..................................................................... 78
4.2.2
Programmable Interrupt Controller (PIC) Registers .................................... 93
4.2.3
Counter/Timer I/O Registers....................................................................... 101
4.2.4
Miscellaneous I/O Control Registers........................................................... 105
4.3
PCI Configuration Space - Bus Master IDE Registers (Function 1)............................ 109
4.3.1 Function 1 Header Registers............................................................................. 111
Table of Contents
WINBOND SYSTEMS LABORATORY
3
相關(guān)PDF資料
PDF描述
W83L519D Peripheral Miscellaneous
W86C451 UART
W86C452 UART
W86F3448D LC86F3548A
W86F3448M LC86F3548A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W83C554FY 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller
W83E14 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA
W83L177R 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
W83L197R-16 制造商:WINBOND 制造商全稱:Winbond 功能描述:2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK
W83L351 制造商:WINBOND 制造商全稱:Winbond 功能描述:ExpressCard⑩ Power Interface Switch
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*