參數(shù)資料
型號(hào)： W947D6HBHX5E
廠商： WINBOND ELECTRONICS CORP
元件分類： DRAM
英文描述： 8M X 16 DDR DRAM, 5 ns, PBGA60
封裝： 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-60
文件頁(yè)數(shù)： 5/60頁(yè)
文件大?。?/td> 1160K
代理商： W947D6HBHX5E
W947D6HB / W947D2HB
128Mb Mobile LPDDR
Publication Release Date:Jun,17, 2011
- 13 -
Revision A01-003
6.2.2 Mode Register Definition
A6
A5
A4
0
1
0
CAS Latency
Reserved
A2
A1
A0
0
1
0
Burst Length
Reserved
2
4
8
16
Reserved
2
3
A3
0
1
Burst Type
Sequential
Interleave
Mode Register
Address Bus
A0
A1
A2
A3
A4
A5
A6
Ai..A7 (see Note 1)
BA0
BA1
0
0 (see Note 2)
CAS Latency
BT
Burst Length
NOTE:
1.MSB depends on LPDDR SDRAM density.
2.Alogic 0 should be programmed to all unused / undefined address bits to future compatibility.
6.2.3. Burst Length
Read and write accesses to the LPDDR SDRAM are burst oriented, with the burst length and burst type being
programmable.
The burst length determines the maximum number of column locations that can be accessed for a given READ or
WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst
types.
When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All
accesses for that burst take place within the block, meaning that the burst will wrap within the block if a boundary is
reached.
The block is uniquely selected by A1
An when the burst length is set to two, by A2An when the burst length is set
to 4, by A3
An when the burst length is set to 8 (where An is the most significant column address bit for a given
configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the
block. The programmed burst length applies to both read and write bursts.
相關(guān)PDF資料
PDF描述
WS57C256F-70LMB 32K X 8 UVPROM, 70 ns, CQCC32
WMS128K8C-120FEIEA 128K X 8 STANDARD SRAM, 120 ns, CDFP32
WMS128K8L-100FEIE 128K X 8 STANDARD SRAM, 100 ns, CDFP32
WMS128K8L-120FECEA 128K X 8 STANDARD SRAM, 120 ns, CDFP32
WMS128K8L-120DRIEA 128K X 8 STANDARD SRAM, 120 ns, CDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W947D6HBHX5I 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR
W947D6HBHX5I TR 制造商:Winbond Electronics Corp 功能描述:
W947D6HBHX6E 制造商:Winbond Electronics Corp 功能描述:IC LPDDR SDRAM 128MBIT 60VFBGA
W947D6HBHX6G 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR
W948D2FB 制造商:WINBOND 制造商全稱:Winbond 功能描述:256Mb Mobile LPDDR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*