參數(shù)資料
型號(hào)： W947D6HBHX5E
廠商： WINBOND ELECTRONICS CORP
元件分類： DRAM
英文描述： 8M X 16 DDR DRAM, 5 ns, PBGA60
封裝： 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-60
文件頁(yè)數(shù)： 56/60頁(yè)
文件大?。?/td> 1160K
代理商： W947D6HBHX5E
W947D6HB / W947D2HB
128Mb Mobile LPDDR
Publication Release Date:Jun,17, 2011
- 6 -
Revision A01-003
4. PIN DESCRIPTION
4.1 Signal Descriptions
SIGNAL NAME
TYPE
FUNCTION
DESCRIPTION
A [n : 0]
Input
Address
Provide the row address for ACTIVE commands, and the column
address and AUTO PRECHARGE bit for READ/WRITE
commands, to select one location out of the memory array in the
respective bank. The address inputs also provide the opcode
during a MODE REGISTER SET command.
A10 is used for Auto Pre-charge Select.
BA0, BA1
Input
Bank Select
Define to which bank an ACTIVE, READ, WRITE or
PRECHARGE command is being applied.
DQ0~DQ15 (×16)
DQ0~DQ31 (×32)
I/O
Data Input/
Output
Data bus: Input / Output.
CS
Input
Chip Select
CS enables (registered LOW) and disables (registered HIGH)
the command decoder. All commands are masked when CS is
registered HIGH. CS provides for external bank selection on
systems with multiple banks. CS is considered part of the
command code.
RAS
Input
Row Address
Strobe
RAS , CAS and
WE (along with CS ) define the command
being entered.
CAS
Input
Column Address
Strobe
Referred to RAS
WE
Input
Write Enable
Referred to RAS
UDM / LDM(x16);
DM0 to DM3 (x32)
Input
Input Mask
Input Data Mask: DM is an input mask signal for write data. Input
data is masked when DM is sampled HIGH along with that input
data during a WRITE access. DM is sampled on both edges of
DQS. Although DM pins are input-only, the DM loading matches
the DQ and DQS loading.
x16: LDM: DQ0 - DQ7, UDM: DQ8
– DQ15
x32: DM0: DQ0 - DQ7, DM1: DQ8
– DQ15,
DM2: DQ16
– DQ23, DM3: DQ24 – DQ31
CK / CK
Input
Clock Inputs
CK and CK are differential clock inputs. All address and control
input signals are sampled on the crossing of the positive edge of
CK and negative edge of CK .Input and output data is
referenced to the crossing of CK and CK (both directions of
crossing). Internal clock signals are derived from CK/ CK .
相關(guān)PDF資料
PDF描述
WS57C256F-70LMB 32K X 8 UVPROM, 70 ns, CQCC32
WMS128K8C-120FEIEA 128K X 8 STANDARD SRAM, 120 ns, CDFP32
WMS128K8L-100FEIE 128K X 8 STANDARD SRAM, 100 ns, CDFP32
WMS128K8L-120FECEA 128K X 8 STANDARD SRAM, 120 ns, CDFP32
WMS128K8L-120DRIEA 128K X 8 STANDARD SRAM, 120 ns, CDSO32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W947D6HBHX5I 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR
W947D6HBHX5I TR 制造商:Winbond Electronics Corp 功能描述:
W947D6HBHX6E 制造商:Winbond Electronics Corp 功能描述:IC LPDDR SDRAM 128MBIT 60VFBGA
W947D6HBHX6G 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR
W948D2FB 制造商:WINBOND 制造商全稱:Winbond 功能描述:256Mb Mobile LPDDR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*