- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361798 > W9864G6DB-7 (WINBOND ELECTRONICS CORP) 1M x 4 BANKS x 16 BITS SDRAM PDF資料下載
參數(shù)資料
| 型號： | W9864G6DB-7 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 1M x 4 BANKS x 16 BITS SDRAM |
| 中文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA60 |
| 封裝： | 0.65 MM PITCH, BGA-60 |
| 文件頁數(shù)： | 17/48頁 |
| 文件大?。?/td> | 1283K |
| 代理商： | W9864G6DB-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
W986432DH
Publication Release Date: September 4, 2001
- 17 -
Revision A3
Notes:
1. Operation exceeds "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the
devices.
2. All voltages are referenced to V
SS
3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the
minimum values of t
CK
and t
RC
.
4. These parameters depend on the output loading conditions. Specified values are obtained with
output open.
5. Power up Sequence
(1) Power up must be performed in the following sequence.
(2) Power must be applied to V
CC
and V
CCQ
(simultaneously) while all input signals are held in the “NOP” state. The CLK
signals must be started at the same time.
(3) After power-up a pause of at least 200 ìseconds is required. It is required that DQM and CKE signals then be held ‘
high‘(V
CC
levels) to ensure that the DQ output is impedance.
(4) All banks must be precharged.
(5) The Mode Register Set command must be asserted to initialize the Mode Register.
(6) A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of the device.
6. AC Testing Conditions
PARAMETER
CONDITIONS
1.4V
See diagram below
2.4V/0.4V
1 nS
1.4V
Output Reference Level
Output Load
Input Signal Levels (V
IH
/V
IL
)
Transition Time (Rise and Fall) of Input Signal
Input Reference Level
50 ohms
1.4 V
AC TEST LOAD
Z = 50 ohms
output
30pF
1. Transition times are measured between V
IH
and V
IL
.
2. t
HZ
defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
3. These parameters account for the number of clock cycles and depend on the operating frequency of the clock,
as follows the number of clock cycles = specified value of timing/ clock period
(count fractions as whole number)
(1) t
CH
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
IH
(min.).
t
CL
is the pulse width of CLK measured from the negative edge to the positive edge referenced to V
IL
(max.).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W987Y6CBN | Model PIO-32I/O Isolated, ISA Boards w/ 16-Ch Digital Inputs and 16-Ch Relay Outputs |
| W987Z6CBN | DRAM |
| W9950P | Analog IC |
| W9953F | Analog IC |
| W9954F | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9864G6GH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-5 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-6 | 制造商:Winbond Electronics Corp 功能描述:4*16BIT SDRAM |
| W9864G6GH-6I | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4 BANKS 】 16 BITS SDRAM |
| W9864G6GH-7 | 制造商:Winbond Electronics Corp 功能描述:64M 3.3V SDRAM 4M X 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。