- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-C3 (NXP Semiconductors N.V.) XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce PDF資料下載
參數(shù)資料
| 型號： | XA-C3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| 中文描述： | 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce |
| 文件頁數(shù)： | 14/68頁 |
| 文件大小： | 368K |
| 代理商： | XA-C3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
7
PIN DESCRIPTIONS
Table 4. Pin Descriptions
MNEMONIC
PIN NUMBERS
PLCC
1, 22
23, 44
TYPE
NAME AND FUNCTION
LQFP
16, 39
17, 38
V
SS
V
DD
I
I
Ground: 0V Reference.
Power Supply: This is the power supply voltage for normal, Idle and Power–Down op-
eration.
P0.0 – P0.7
43 – 36
37–30
I/O
Port 0: Port 0 is an 8–bit I/O Port with user –configurable pins. Port 0 latches have 1’s
written to them and are configured in the Quasi–Bidirectional mode during Reset. The
operation of Port 0 pins as inputs or outputs depends upon the Port configuration se-
lected. Each Port pin is configured independently. Refer to the sections on I/O Port
configuration and DC Electrical Characteristics for details.
NOTE:
2. When the External PROGRAM/DATA bus is used, Port 0 becomes the multiplexed
low DATA/Instruction Byte and Address lines 4 through 11.
Port 1: Port 1 is an 8–bit I/O Port with user –configurable pins. Port 1 latches have 1’s
written to them and are configured in the Quasi–Bidirectional mode during Reset. The
operation of Port 1 pins as inputs or outputs depends upon the Port configuration se-
lected. Each Port pin is configured independently. Refer to the sections on I/O Port
configuration and DC Electrical Characteristics for details.
WRH
/
: Address bit 0 of the External Address bus when the External DATA bus is config-
ured for 8–bit width. When the External DATA bus is used, this pin becomes the High
Byte Write Strobe (WRH).
A1: Address bit 1 of the External Address bus.
A2: Address bit 2 of the External Address bus.
A3: Address bit 3 of the External Address bus.
SPIRx: Receiver serial input of SPI.
SPITx: Transmitter serial output of SPI.
T2 ; SPICLK: Timer/counter 2 external clock input or Timer/counter 2 Clock–Out mode
output, or SPI Clock output.
NOTES:
3. SPICLK must be configured to idle in the logic ‘1’ state in order to use either the T2
or P1.6 output functions, even if the SPI Port is not in use!
4. The default state from Reset of the SPICLK polarity is “inverted” which yields an
SPICLK idle state of logic ‘1’.
5. If the SPI Clock polarity is changed by the user during SPI Port usage, it must be
restored to “inverted” polarity before using either the P1.6 or Timer/counter 2 output
functions.
P1.0 – P1.7
2 – 9
40 – 44
1 – 3
I/O
P1.0
2
40
O
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
3
4
5
6
7
8
41
42
43
44
1
2
O
O
O
I
O
I
P1.7
9
3
O
I/O
T2EX: Timer/counter 2 reload/capture/direction control.
Port 2: Port 2 is an 8–bit I/O port with user–configurable pins. Port 2 latches have 1’s
written to them and are configured in the Quasi–Bidirectional mode during Reset. The
operation of Port 2 pins as inputs or outputs depends upon the Port configuration se-
lected. Each Port pin is configured independently.
Refer to the sections on I/O port configuration and DC Electrical Characteristics for de-
tails.
NOTES:
6. When the External 16–bit PROGRAM/DATA bus is used, Port 2 is MUXed between
High (DATA/Instruction) Byte and Address lines 12 through 19.
Port 3: Port 3 is an 8–bit I/O Port with user–configurable pins.
NOTES:
7. Port 3 latches have 1’s written to them and are configured in the Quasi–Bidirectional
mode during Reset.
8. The operation of Port 3 pins as inputs or outputs depends upon the Port
configuration selected.
9. Each Port pin is configured independently.
Refer to the sections on I/O Port configuration and DC Electrical Characteristics for
details.
RxD0: Receiver serial input of UART 0.
TxD0: Transmitter serial output of UART 0.
INT0
/
: External interrupt 0 input.
INT1
/
: External interrupt 1 input.
P2.0 – P2.7
24 – 31
18 – 25
P3.0 – P3.7
11,
13 – 19
5,
7 –12
I/O
P3.0
P3.1
P3.2
P3.3
11
13
14
15
5
7
8
9
I
O
I
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-G39 | XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs |
| XA-G49 | XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XA-H3 | CMOS 16-bit highly integrated microcontroller |
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XAC50PC1-300X | 制造商:WINCH 功能描述: 制造商:Winchester Electronics 功能描述: |
| XAC50PF2A010 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PD3A700 | 制造商:WINCHESTER 功能描述: |
| XAC66PF2A016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PF2B016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。