- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-C3 (NXP Semiconductors N.V.) XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce PDF資料下載
參數(shù)資料
| 型號： | XA-C3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| 中文描述： | 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce |
| 文件頁數(shù)： | 62/68頁 |
| 文件大?。?/td> | 368K |
| 代理商： | XA-C3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
55
Offset 000h
MMR Space
Offset FFFh
Offset 1FFh
512 Bytes Object Registers
SU01341
Figure 44. Detail of MMR space showing block of Message Object Registers
Special Function Register MRBH
Address: SFR 497h
Reset Value: 0Fh
MRBH
7
6
5
4
3
2
1
0
a23 – a16 of MMR Base Address
Special Function Register MRBL
Address: SFR 496h
Reset Value: F0h
MRBL
7
6
5
4
3
–
2
–
1
–
0
a15 – a12 of MMR Base Address
MRBE
MRBE
MRBE is the global enable bit for MMRs. On
reset, MRBE is cleared to 0.
0 = MMRs disabled
1 = MMRs enabled
On–Chip Message Buffer RAM (XRAM)
The XA-C3 has a 512–byte on–chip message buffer RAM (XRAM)
which may contain part or all of the CAN/CTL (transmit & receive
objects) message buffers. This block of memory can be accessed
as regular data memory. The logic address of the XRAM is
programmed by software, and must start at a 512–Byte boundary.
The base address of the XRAM is determined by the contents of
Memory Mapped Registers MBXSR and XRAMB as shown in and .
Any address asserted by the XA core (or the DMA) whose fifteen
most significant bits match the concatenation
MBXSR[7:0]XRAMB[7:1] will be automatically routed to the XRAM.
On reset, the XRAM is disabled. Note: The XRAM should not be
confused with the 1K Byte “scratch–pad” DATA RAM which is also
provided on–chip
Since the uppermost 8 bits of all message buffer addresses are
formed by the contents of the MBXSR register, the XRAM and all 32
message buffers must reside in the same 64K byte data memory
segment. Since the XA-C3 only provides address lines A1 – A19 for
accessing External memory, all External memory addresses must
be within the lowest 1M byte of address space. Therefore, if there is
External memory in the system into which anyof the 32 message
buffers will be mapped, then all32 message buffers andthe XRAM
must also be mapped entirely into that same 64K byte segment,
which must be below the 1M byte address limit.
相關PDF資料 |
PDF描述 |
|---|---|
| XA-G39 | XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs |
| XA-G49 | XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XA-H3 | CMOS 16-bit highly integrated microcontroller |
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XAC50PC1-300X | 制造商:WINCH 功能描述: 制造商:Winchester Electronics 功能描述: |
| XAC50PF2A010 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PD3A700 | 制造商:WINCHESTER 功能描述: |
| XAC66PF2A016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PF2B016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。