- 您現在的位置：買賣IC網 > PDF目錄371305 > XA-C3 (NXP Semiconductors N.V.) XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce PDF資料下載
參數資料
| 型號： | XA-C3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| 中文描述： | 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce |
| 文件頁數： | 43/68頁 |
| 文件大?。?/td> | 368K |
| 代理商： | XA-C3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
36
specification. Among other things, CAN Transport Layers permit
transmission of Messages which exceed the 8 byte Data limit
inherent to CAN Frames.
Fragmented Message
A lengthy message (in excess of 8 bytes) divided into data packets
and transmitted using a sequence of individual CAN Frames. The
specific ways that sequences of CAN Frames construct these
lengthy messages is defined within the context of a specific
CAN
T
ransport
L
ayer. The XA-C3 automatically re–assembles these
packets into the original, lengthy message in hardware and reports
(via interrupt) when the completed message is available as an
associated
Receive
Message Object
.
Message Buffer
A block of locations in XA Data memory where incoming (received)
messages are stored or where outgoing (transmit) messages are
staged.
MMR
Memory Mapped Register. An on–chip command/control/status
register whose address is mapped into XA Data memory space and
is accessed as Data memory by the XA processor.
Bus
Idle
SOF
1–bit
CAN.ID
11–bits
RTR
1–bit
IDE
1–bit
r0
1–bit
DLC
4–bit
CRC
15–bits
ACK
DEL
1–bit
Bus
Idle
SOF
1–bit
Base.ID
11– MSBs
SRR
1–bit
IDE
1–bit
r0
1–bit
DLC
4–bit
Extended.ID
18–LSBs
RTR
1–bit
r1
1–bit
EOF
7–bits
IFS
3–bits
Bus Idle
Standard
Extended
CRC
DEL
1–bit
ACK
1–bit
CRC
15–bits
ACK
DEL
1–bit
CRC
DEL
1–bit
ACK
1–bit
RTR
…
SRR
…
IDE
…
r1, r0
…
“
R
emote
S
ubstitute
ID E
xtension
r
eserved” bits
D
ata
L
ength
I
nter
F
rame
S
pace
T
ransmit
R
emote
R
equest
R
equest
DLC
…
IFS
…
C
ode (0, 1,
…
, 8)
SU01336
Data Field
(0, 1, ..., 8 Bytes)
0, 8, ..., 64-bits
Data Field
(0, 1, ..., 8 Bytes)
0, 8, ..., 64-bits
Figure 35. CAN Frame Formats
CTL/CAN Functionality of the XA-C3
Message Objects / Message Management
The XA-C3 allows the User to define up to 32 separate CTL/CAN
Message Objects.
Any of these 32 objects can be designated as either a Receive or
Transmit objects.
Any/all of the (up to 32) Receive Objects may be enabled to
hardware assemble multi frame “Fragmented” messages. For
Receive Objects so enabled,
CTL
/CAN hardware interrupts the
XA-C3 only at the completionof a multi–frame message which is
assembled in a contiguous fashion and stored in the Receive
message buffer associated with that object. At any given time,
XA-C3 may actively assemble (up to) 32 interleaved
CTL
messages.
Receive objects may also be used as circular CAN Frame buffers,
to store up to 28 CAN frames of 8 data bytes each, between CPU
interrupts.
Receive Objects, notenabled to hardware–assemble messages,
treat CAN2.0A/B Frames as complete (single–frame) messages
and are thus backwardcompatible with today’s FullCAN Message
Objects that store singleCAN frames.
XA-C3 supports most
CTL
/CAN protocols, i.e., Device.Net,
CANopen and OSEK.
Generally, hardware“Message–Management” on XA-C3 reduces
the
CTL
instruction bandwidth of today’s
CTL
message
processing from 80% to as low as 10%.
Acceptance Filtering
The XA-C3 provides extensive ID Screening/Filtering for 32
Message Objects. Each object has a full 30 bits of filter Match over
the
CTL
/CAN ID Fields as–well–as29 bits of Mask
…
per object.
That is, anycombination of (up to) 30 bits in the ID Fields may be
Masked out (“don’t care”) and/or Matched on an object–by–object
basis
Message Storage
Each of the 32 Message Objects has its own designated message
buffer space within the Data memory space addressed by the XA
processor. The size of each message buffer is independently User
specified up to a max of 256 bytes/object.
CTL
messages that
exceed the 256 byte/object limit can be accommodated with simple
software intervention.
The XA-C3 includes a 512 byte, on–board Message Buffer RAM
where some (or all) of the 32 (Rx/Tx) message buffers may reside.
Message Buffer RAM can be mapped anywhere in the 16 MByte
Data memory space addressed by the XA and can be extended
off–chip to a maximum of 8 KBytes. This off–chip expansion ability
can accommodate up to thirty–two, 256–byte message buffers.
Transmit Pre–Arbitration
Two (2) options are available to pre–arbitrate among pending
(currently enabled) transmit objects. A defaultoption selects and
transmits the object of highest–priority CAN arbitration ID (the same
criteria that arbitrates access to CAN bus itself). Transmit object
numberserves as a secondary tie–breaker for queuedtransmit
相關PDF資料 |
PDF描述 |
|---|---|
| XA-G39 | XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs |
| XA-G49 | XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XA-H3 | CMOS 16-bit highly integrated microcontroller |
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XAC50PC1-300X | 制造商:WINCH 功能描述: 制造商:Winchester Electronics 功能描述: |
| XAC50PF2A010 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PD3A700 | 制造商:WINCHESTER 功能描述: |
| XAC66PF2A016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PF2B016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。