- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371305 > XA-C3 (NXP Semiconductors N.V.) XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce PDF資料下載
參數(shù)資料
| 型號： | XA-C3 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce |
| 中文描述： | 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce |
| 文件頁數(shù)： | 44/68頁 |
| 文件大?。?/td> | 368K |
| 代理商： | XA-C3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
37
objects having the sameID. An alternateoption bases transmit
pre–arbitration exclusivelyon transmit object number,i.e.,
independent of arbitration ID.
Remote Frame Handling
The XA-C3 supports Remote CAN Frames.
MEMORY MAPS
Data Memory Space
1K byte of internal data memory (Scratch Pad) populates the very
bottom of data memory space, in Segment 0 by definition. The
Memory Mapped Registers and the on–chip XRAM can also be
mapped into Segment 0 (as shown in Figure 36), or into any other
segment.
4K Bytes
MMR Base Address
XRAM Base Address
000000h
00FFFFh
Off–Chip
On–Chip Data Memory
(Scratch Pad)
0003FFh
Off–Chip
512 Bytes
Off–Chip
MMR Space
XRAM
Data Memory Segment 0
SU01337
Figure 36. MMRs and XRAM mapped into Segment 00h.
Code Memory Space
32K Bytes of Internal Code Memory populate addresses 000000h –
007FFFh of code memory space. As shown in Figure 37, code
memory can be extended off–chip, if desired, starting at address
008000h. The code memory address space extends to 0FFFFFh.
000000h
0FFFFFh
Off–Chip
Internal Code Memory
007FFFh
Code Memory
008000h
SU01338
Figure 37. External Code Memory starts at 008000h.
CAN CORE BLOCK (CCB)
CAN Bus Timing
CAN System Clock
The CCB has a programmable internal system clock, whose period
is denoted by tSCL. The CAN System Clock is derived from the XA
Oscillator Clock based on the following expression:
tSCL =2
tCLK
(32
BRP.5 + 16
BRP.4 + 8
BRP.3 + 4
BRP.2 + 2
BRP.1 + BRP.0 + 1)
where tCLK is the period of the XA Oscillator Clock, and BRP.5 –
BRP.0 are bits in the MMR
CAN
B
us
T
iming
R
egister (CANBTR).
The length of a bit period in a CAN Frame is expressed in terms of
number of CAN System Clocks.
Samples Per Bit
The number of samples per bit is determined by the value of the
SAM bit in CANBTR.
SAM = 0 The bus is sampled once per bit (as shown below)
SAM = 1 The bus is sampled three times per bit (as shown
below)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XA-G39 | XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs |
| XA-G49 | XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs |
| XA-H3 | CMOS 16-bit highly integrated microcontroller |
| XA-H4 | Single-chip 16-bit microcontroller |
| XACA04SPEC0304 | CONTROL STATION 4WAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XAC50PC1-300X | 制造商:WINCH 功能描述: 制造商:Winchester Electronics 功能描述: |
| XAC50PF2A010 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PD3A700 | 制造商:WINCHESTER 功能描述: |
| XAC66PF2A016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| XAC66PF2B016 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。