NOTE: If the HDB3 Decoder det" />
參數(shù)資料
型號(hào)： XRT73LC00AIV
廠商： Exar Corporation
文件頁(yè)數(shù)： 35/61頁(yè)
文件大小： 0K
描述： IC LIU STS1/DS3/E3 SGL 44TQFP
標(biāo)準(zhǔn)包裝： 160
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： DS3，E3，STS-1
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 44-LQFP
供應(yīng)商設(shè)備封裝： 44-TQFP（10x10）
包裝： 托盤
XRT73LC00A
37
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.2
NOTE: If the HDB3 Decoder detects any bipolar violation (e.g., “V”) pulses that is not in accordance with the HDB3 Line
Code format, or if the HDB3 Decoder detects a string of 4 (or more) “0’s” in the incoming line signal, then the HDB3
Decoder flags this event as a Line Code Violation by pulsing the LCV output pin “High”.
3.5.3
Enabling/Disabling the HDB3/B3ZS Decoder
The HDB3/B3ZS Decoder of the XRT73LC00A can be enabled or disabled by either of the following means:
If the XRT73LC00A is operating in the Hardware Mode:
Enable the HDB3/B3ZS Encoder/Decoder by pulling the ENDECDIS input pin (pin 21) to GND. To disable the
HDB3/B3ZS Encoder/Decoder, pull the ENDECDIS input pin to VDD.
If the XRT73LC00A is operating in the HOST Mode:
Enable the XRT73LC00A HDB3/B3ZS Encoder/Decoder by writing a “0” into the ENDECDIS bit-field in
Command Register CR2. To disable the HDB3/B3ZS Encoder/Decoder, write a “1” into the ENDECDIS bit-
field.
3.6
LOS Declaration/Clearance
The XRT73LC00A contains circuitry that monitors the following two parameters associated with the incoming
line signals.
1. The amplitude of the incoming line signal via the RTIP and RRING inputs; and
2. The number of pulses detected in the incoming line signal within a certain amount of time.
If the XRT73LC00A determines that the incoming line signal is missing due to insufficient amplitude or a lack of
pulses in the incoming line signal) then it declares a Loss of Signal (LOS) condition. The XRT73LC00A
declares the LOS condition by toggling the RLOS output pin “High” and by setting the RLOS bit field in
Command Register 0 to “1”.
If the XRT73LC00A determines that the incoming line signal has been restored (e.g., there is sufficient
amplitude and pulses in the incoming line signal) then it clears the LOS condition by toggling the RLOS output
pin “Low” and setting the RLOS bit-field to “0”.
The LOS Declaration/Clearance scheme that is employed in the XRT73LC00A is based upon ITU-T
Recommendation G.775 for both E3 and DS3 applications. The LOS Declaration and Clearance criteria that
the XRT73LC00A uses for each of these modes (e.g., E3 and DS3) are presented below.
FIGURE 21. AN EXAMPLE OF HDB3 DECODING
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved ENDECDIS ALOSDIS DLOSDIS REQDIS
X
0
X
Data
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
0
V
Line Signal
B
0 0
V
RPOS
RNEG
RCLK
相關(guān)PDF資料
PDF描述
VI-B4Y-IU-F1 CONVERTER MOD DC/DC 3.3V 132W
ISL26708IHZ-T IC ADC 8BIT SPI/SRL 1M 8-SOT-23
VI-B4X-IV-F3 CONVERTER MOD DC/DC 5.2V 150W
XRT75VL00IV IC LIU E3/DS3/STS-1 1CH 52TQFP
ISL26310FBZ-T IC ADC 12BIT SPI/SRL 125K 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT73LC00AIV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1-Ch DS3, E3, SONET RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73LC00AIVTR 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT73LC00AIVTR-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT73LC00IV 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73LC03A 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*