- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9999 > XRT73LC00AIV (Exar Corporation)IC LIU STS1/DS3/E3 SGL 44TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT73LC00AIV |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 51/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 標準包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
XRT73LC00A
52
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
This bit-field is set to “0” if the Clock Recovery PLL is in lock with the incoming line signal. This bit-field is set
to “1” if the Clock Recovery PLL is out of lock with the incoming line signal.
Bit D3 - RLOS (Receive Loss of Signal Status)
This Read-Only bit-field indicates whether or not the Receiver in the XRT73LC00A is currently declaring an
LOS (Loss of Signal) Condition.
This bit-field is set to “0” if the XRT73LC00A is not currently declaring the LOS Condition. This bit-field is set to
“1” if the XRT73LC00A is declaring an LOS Condition.
Bit D2 - ALOS (Analog Loss of Signal Status)
This Read-Only bit-field indicates whether or not the Analog LOS Detector in the XRT73LC00A is currently
declaring an LOS condition.
This bit-field is set to “0” if the Analog LOS Detector in the XRT73LC00A is NOT currently declaring an LOS
condition. Conversely, this bit-field is set to “1” if the Analog LOS Detector is currently declaring an LOS
condition.
The purpose of this feature is to isolate either the Analog LOS or the Digital LOS detector that is declaring the
LOS condition. This feature may be useful for troubleshooting/debugging purposes.
Bit D1 - DLOS (Digital Loss of Signal Status)
This Read-Only bit-field indicates whether or not the Digital LOS Detector in the XRT73LC00A is currently
declaring an LOS condition.
This bit-field is set to “0” if the Digital LOS Detector in the XRT73LC00A is NOT currently declaring an LOS
condition. Conversely, this bit-field is set to “1” if the Digital LOS Detector is currently declaring an LOS
condition.
NOTE: The purpose of this feature is to isolate the Detector (e.g., either the Analog LOS or the Digital LOS detector) that is
declaring the LOS condition. This feature may be useful for troubleshooting/debugging purposes.
Bit D0 - DMO (Drive Monitor Output Status)
This Read-Only bit-field reflects the status of the DMO output pin.
5.1.2
Command Register - CR1
Bit D4 - TXOFF (Transmitter OFF)
This Read/Write bit-field is used to turn off the Transmitter in the XRT73LC00A.
Writing a “1” to this bit-field turns off the Transmitter and tri-states the Transmit Output. Writing a “0” to this bit-
field turns on the Transmitter.
Bit D3 - TAOS (Transmit All OneS)
This Read/Write bit-field is used to command the XRT73LC00A Transmitter to generate and transmit an all
“1’s” pattern onto the line.
Writing a “1” to this bit-field commands the Transmitter to transmit an all “1’s” pattern onto the line. Writing a “0”
to this bit-field commands normal operation.
Bit D2 - TXCLKINV (Transmit Clock Invert)
This Read/Write bit-field is used to configure the XRT73LC00A Transmitter to sample the signal at the TPDATA
and TNDATA pins on the rising or falling edge of TCLK (the Transmit Line Clock signal).
Writing a “1” to this bit-field configures the Transmitter to sample the TPDATA and TNDATA input pins on the
rising edge of TCLK. Writing a “0” to this bit-field configures the Transmitter to sample the TPDATA and
TNDATA input pins on the falling edge of TCLK.
Bit D1 - TXLEV (Transmit Level Select)
This Read/Write bit-field is used to enable or disable the XRT73LC00A Transmit Line Build-Out circuit.
Setting this bit-field "High" disables the Line Build-Out circuit of the XRT73LC00A.
In this mode, the
XRT73LC00A outputs partially-shaped pulses onto the line via the TTIP and TRING output pins. Setting this
bit-field "Low" enables the Line Build-Out circuit of the XRT73LC00A. In this mode the XRT73LC00A outputs
shaped pulses onto the line via the TTIP and TRING output pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4Y-IU-F1 | CONVERTER MOD DC/DC 3.3V 132W |
| ISL26708IHZ-T | IC ADC 8BIT SPI/SRL 1M 8-SOT-23 |
| VI-B4X-IV-F3 | CONVERTER MOD DC/DC 5.2V 150W |
| XRT75VL00IV | IC LIU E3/DS3/STS-1 1CH 52TQFP |
| ISL26310FBZ-T | IC ADC 12BIT SPI/SRL 125K 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73LC00AIV-F | 功能描述:外圍驅(qū)動器與原件 - PCI 1-Ch DS3, E3, SONET RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT73LC00AIVTR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00AIVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。