參數(shù)資料
型號： XRT75R03DIV
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER
中文描述： DATACOM, PCM TRANSCEIVER, PQFP128
封裝： 14 X 20 MM, LQFP-128
文件頁數(shù)： 4/134頁
文件大?。?/td> 803K
代理商： XRT75R03DIV
XRT75R03D
REV. 1.0.2
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER
I
TABLE OF CONTENTS
GENERAL DESCRIPTION ................................................................................................. 1
F
EATURES
.................................................................................................................................................... 1
A
PPLICATIONS
.............................................................................................................................................. 1
T
RANSMIT
I
NTERFACE
C
HARACTERISTICS
...................................................................................................... 2
R
ECEIVE
I
NTERFACE
C
HARACTERISTICS
........................................................................................................ 2
Figure 1. Block Diagram of the XRT 75R03D ................................................................................................... 2
Figure 2. Pin Out of the XRT75R03D ............................................................................................................... 3
ORDERING INFORMATION ................................................................................................................... 3
TABLE OF CONTENTS .................................................................................................................................... I
PIN DESCRIPTIONS (BY FUNCTION) .............................................................................. 4
S
YSTEM
-S
IDE
T
RANSMIT
I
NPUT
AND
T
RANSMIT
C
ONTROL
P
INS
...................................................................... 4
T
RANSMIT
L
INE
S
IDE
P
INS
............................................................................................................................ 8
S
YSTEM
-S
IDE
R
ECEIVE
O
UTPUT
AND
R
ECEIVE
C
ONTROL
P
INS
.................................................................... 10
R
ECEIVE
L
INE
S
IDE
P
INS
............................................................................................................................ 17
G
ENERAL
C
ONTROL
P
INS
........................................................................................................................... 18
C
ONTROL
AND
A
LARM
I
NTERFACE
............................................................................................................... 20
J
ITTER
A
TTENUATOR
INTERFACE
................................................................................................................. 20
P
OWER
S
UPPLY
AND
G
ROUND
P
INS
............................................................................................................ 23
XRT75R03D P
IN
L
ISTING
IN
N
UMERICAL
O
RDER
........................................................................................ 25
1.0 R3 Technology (reconfigurable, relayless redundancy) ............................................................... 30
1.1 N
ETWORK
A
RCHITECTURE
................................................................................................................................ 30
Figure 3. Network Redundancy Architecture ................................................................................................. 30
1.2 P
OWER
F
AILURE
P
ROTECTION
.......................................................................................................................... 30
1.3 S
OFTWARE
VS
H
ARDWARE
A
UTOMATIC
P
ROTECTION
S
WITCHING
...................................................................... 30
2.0 ELECTRICAL CHARACTERISTICS ................................................................................................. 31
T
ABLE
1: A
BSOLUTE
M
AXIMUM
R
ATINGS
............................................................................................................ 31
T
ABLE
2: DC E
LECTRICAL
C
HARACTERISTICS
: ................................................................................................... 31
3.0 TIMING CHARACTERISTICS ............................................................................................................ 32
Figure 4. Typical interface between terminal equipment and the XRT75R03D (dual-rail data) ...................... 32
Figure 5. Transmitter Terminal Input Timing ................................................................................................... 32
Figure 6. Receiver Data output and code violation timing .............................................................................. 33
Figure 7. Transmit Pulse Amplitude test circuit for E3, DS3 and STS-1 Rates ............................................... 33
4.0 LINE SIDE CHARACTERISTICS: ..................................................................................................... 34
4.1 E3
LINE
SIDE
PARAMETERS
: ............................................................................................................................. 34
Figure 8. Pulse Mask for E3 (34.368 mbits/s) interface as per itu-t G.703 ..................................................... 34
T
ABLE
3: E3 T
RANSMITTER
LINE
SIDE
OUTPUT
AND
RECEIVER
LINE
SIDE
INPUT
SPECIFICATIONS
........................... 35
Figure 9. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications ............ 36
T
ABLE
4: STS-1 P
ULSE
M
ASK
E
QUATIONS
........................................................................................................ 36
T
ABLE
5: STS-1 T
RANSMITTER
L
INE
S
IDE
O
UTPUT
AND
R
ECEIVER
L
INE
S
IDE
I
NPUT
S
PECIFICATIONS
(GR-253) . 37
Figure 10. Transmit Ouput Pulse Template for DS3 as per Bellcore GR-499 ................................................ 37
T
ABLE
6: DS3 P
ULSE
M
ASK
E
QUATIONS
........................................................................................................... 38
T
ABLE
7: DS3 T
RANSMITTER
L
INE
S
IDE
O
UTPUT
AND
R
ECEIVER
L
INE
S
IDE
I
NPUT
S
PECIFICATIONS
(GR-499) ..... 38
Figure 11. Microprocessor Serial Interface Structure ...................................................................................... 39
Figure 12. Timing Diagram for the Microprocessor Serial Interface ................................................................ 39
T
ABLE
8: M
ICROPROCESSOR
S
ERIAL
I
NTERFACE
T
IMINGS
( TA = 250C, VDD
=3.3V± 5%
AND
LOAD
= 10
P
F) ..... 39
FUNCTIONAL DESCRIPTION: ........................................................................................ 41
5.0 The Transmitter Section: ................................................................................................................. 41
Figure 13. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled) ......................................... 41
Figure 14. Dual-Rail Data Format (encoder and decoder are disabled) ......................................................... 41
5.1 T
RANSMIT
C
LOCK
: ........................................................................................................................................... 42
5.2 B3ZS/HDB3 E
NCODER
: .................................................................................................................................. 42
5.2.1 B3ZS Encoding: ................................................................................................................................. 42
5.2.2 HDB3 Encoding: ................................................................................................................................. 42
相關(guān)PDF資料
PDF描述
XRT75R03 THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75R03IV THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75R06D SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75R06DIB SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
XRT75R06 SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75R03DIV-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3-Ch E3/DS3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT75R03DIVTR 功能描述:時鐘合成器/抖動清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75R03DIVTR-F 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
XRT75R03ES 功能描述:時鐘合成器/抖動清除器 3CH T3/E3/STS1LIU+JA 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75R03IV 功能描述:外圍驅(qū)動器與原件 - PCI 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*