
XRT75R03D
REV. 1.0.2
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER
III
THE PER-CHANNEL REGISTERS .......................................................................................................... 64
T
ABLE
22: C
HIP
R
EVISION
N
UMBER
R
EGISTER
- CR63 (A
DDRESS
L
OCATION
= 0
X
3F) ........................................ 64
T
ABLE
23: C
OMMAND
R
EGISTER
A
DDRESS
M
AP
,
WITHIN
THE
XRT75R03D 3-C
HANNEL
DS3/E3/STS-1 LIU
W
/ J
ITTER
A
TTENUATOR
IC ................................................................................................................................. 64
REGISTER DESCRIPTION - PER CHANNEL REGISTERS ................................................................... 66
T
ABLE
24: S
OURCE
L
EVEL
I
NTERRUPT
E
NABLE
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
01 .................. 66
T
ABLE
25: S
OURCE
L
EVEL
I
NTERRUPT
S
TATUS
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
02 .................. 68
T
ABLE
26: A
LARM
S
TATUS
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
03 ................................................ 70
T
ABLE
27: T
RANSMIT
C
ONTROL
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
04 ......................................... 75
T
ABLE
28: R
ECEIVE
C
ONTROL
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
05 ........................................... 78
T
ABLE
29: C
HANNEL
C
ONTROL
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
06 ......................................... 80
T
ABLE
30: J
ITTER
A
TTENUATOR
C
ONTROL
R
EGISTER
- C
HANNEL
0 A
DDRESS
L
OCATION
= 0
X
07 ......................... 83
9.0 Diagnostic Features: ........................................................................................................................ 85
9.1 PRBS G
ENERATOR
AND
D
ETECTOR
: ................................................................................................................ 85
9.2 LOOPBACKS: ............................................................................................................................................... 85
9.2.1 ANALOG LOOPBACK: ....................................................................................................................... 85
Figure 26. PRBS MODE ................................................................................................................................. 85
Figure 27. Analog Loopback ........................................................................................................................... 86
9.2.2 DIGITAL LOOPBACK: ........................................................................................................................ 87
9.2.3 REMOTE LOOPBACK: ....................................................................................................................... 87
Figure 28. Digital Loopback ............................................................................................................................ 87
Figure 29. Remote Loopback .......................................................................................................................... 87
9.3 TRANSMIT ALL ONES (TAOS): ................................................................................................................... 88
10.0 THE SONET/SDH DE-SYNC FUNCTION WITHIN THE XRT75R03D ............................................ 88
Figure 30. Transmit All Ones (TAOS) ............................................................................................................. 88
10.1 BACKGROUND AND DETAILED INFORMATION - SONET DE-SYNC APPLICATIONS ........................ 89
Figure 31. A Simple Illustration of a DS3 signal being mapped into and transported over the SONET Network
90
10.2 MAPPING/DE-MAPPING JITTER/WANDER .............................................................................................. 91
10.2.1 HOW DS3 DATA IS MAPPED INTO SONET .................................................................................... 91
Figure 32. A Simple Illustration of the SONET STS-1 Frame ......................................................................... 92
Figure 33. A Simple Illustration of the STS-1 Frame Structure with the TOH and the Envelope Capacity Bytes
Designated .................................................................................................................................... 93
Figure 34. The Byte-Format of the TOH within an STS-1 Frame .................................................................... 94
Figure 35. The Byte-Format of the TOH within an STS-1 Frame .................................................................... 95
Figure 36. Illustration of the Byte Structure of the STS-1 SPE ....................................................................... 96
Figure 37. An Illustration of Telcordia GR-253-CORE’s Recommendation on how map DS3 data into an STS-1
SPE ............................................................................................................................................... 97
Figure 38. A Simplified "Bit-Oriented" Version of Telcordia GR-253-CORE’s Recommendation on how to map
DS3 data into an STS-1 SPE ........................................................................................................ 97
10.2.2 DS3 Frequency Offsets and the Use of the "Stuff Opportunity" Bits .......................................... 98
Figure 39. A Simple Illustration of a DS3 Data-Stream being Mapped into an STS-1 SPE, via a PTE .......... 99
Figure 40. An Illustration of the STS-1 SPE traffic that will be generated by the "Source" PTE, when mapping in
a DS3 signal that has a bit rate of 44.736Mbps + 1ppm, into an STS-1 signal .......................... 100
10.3 J
ITTER
/W
ANDER
DUE
TO
P
OINTER
A
DJUSTMENTS
........................................................................................ 102
10.3.1 The Concept of an STS-1 SPE Pointer ......................................................................................... 102
Figure 41. An Illustration of the STS-1 SPE traffic that will be generated by the Source PTE, when mapping a
DS3 signal that has a bit rate of 44.736Mbps - 1ppm, into an STS-1 signal .............................. 102
Figure 42. An Illustration of an STS-1 SPE straddling across two consecutive STS-1 frames ..................... 103
10.3.2 Pointer Adjustments within the SONET Network ........................................................................ 104
Figure 43. The Bit-format of the 16-Bit Word (consisting of the H1 and H2 bytes) with the 10 bits, reflecting the
location of the J1 byte, designated ............................................................................................. 104
Figure 44. The Relationship between the Contents of the "Pointer Bits" (e.g., the 10-bit expression within the H1
and H2 bytes) and the Location of the J1 Byte within the Envelope Capacity of an STS-1 Frame ...
104
10.3.3 Causes of Pointer Adjustments .................................................................................................... 105