XRT79L71
REV. P1.0.3
PRELIMINARY
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
á
256
B
IT
N
UMBER
N
AME
T
YPE
D
ESCRIPTION
7 - 1
Unused
R/O
0
Receive Cell Extraction
Interrupt Enable
R/W
Receive Cell Extraction Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or
disable the "Receive Cell Extraction" Interrupt.
If the user enables this interrupt, then the Receive ATM Cell Pro-
cessor block will generate the "Receive Cell Extraction" Interrupt
anytime it receives an incoming ATM cell (from traffic) and loads
an ATM cell into the "Extraction Memory" Buffer.
0 - Disables the "Receive Cell Extraction" Interrupt.
1 - Enables the "Receive Cell Extraction" Interrupt.
RECEIVE ATM CELL PROCESSOR BLOCK - RECEIVE ATM INTERRUPT ENABLE REGISTER - BYTE 0
(ADDRESS = 0X170F)
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Receive Cell
Insertion
Interrupt
Enable
Receive FIFO
Overflow
Interrupt
Enable
Receive Cell
Extraction
Memory
Overflow
Interrupt
Enable
Receive Cell
Insertion
Memory
Overflow
Interrupt
Enable
Detection of
Correctable
HEC Byte
Error Inter-
rupt Enable
Detection of
Uncorrect-
able HEC
Byte Error
Interrupt
Enable
OCD
LCD
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
B
IT
N
UMBER
N
AME
T
YPE
D
ESCRIPTION
7
Receive Cell Insertion
Interrupt Enable
R/W
Receive Cell Insertion Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or
disable the "Receive Cell Insertion" Interrupt.
If the user enables this feature, then the Receive ATM Cell Pro-
cessor block will generate the "Receive Cell Insertion" Interrupt
anytime a cell (residing in the "Receive Cell Insertion" Buffer) is
read out of the "Receive Cell Insertion" Buffer and is loaded into
the incoming ATM cell traffic.
0 - Disables the Receive Cell Insertion Interrupt.
1 - Enables the Receive Cell Insertion Interrupt
6
Receive FIFO Overflow
Interrupt Enable
R/W
Receive FIFO Overflow Interrupt Enable:
5
Receive Cell Extraction
Memory Overflow Inter-
rupt Enable
R/W
Receive Cell Extraction Memory Overflow Interrupt Enable:
This READ/WRITE bit-field permits the user to either enable or
disable the "Receive Cell Extraction Memory Overflow" Interrupt.
If the user enables this interrupt, then the Receive ATM Cell Pro-
cessor block will generate an interrupt any time an overflow
event has occurred in the "Receive Cell Extraction Memory"
buffer.
0 - Disables the Receive Cell Extraction Memory Overflow Inter-
rupt.
1 - Enables the Receive Cell Extraction Memory Overflow Inter-
rupt.