參數(shù)資料
型號: XRT79L73IB
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述: ATM NETWORK INTERFACE, PBGA456
封裝: 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456
文件頁數(shù): 35/71頁
文件大?。?/td> 495K
代理商: XRT79L73IB
t
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L73
REV. P1.0.0
33
C1
A23
E1
RxGFC1/
RxIdle1
RxGFC2/
RxIdle2
RxGFC3/
RxIdle3
O
O
O
Receive GFC Nibble Field - Output Pin/Receive Idle Sequence Indicator:
The function of these output pins depend upon whether the XRT79L73 is oper-
ating in the ATM Mode or in the High-Speed HDLC Controller Mode.
ATM Mode - RxGFC:
These pins, along with the RxGFCClk and the RxGFCMSB pins form the
Receive GFC Nibble-Field serial output port. These pins will serially output the
contents of the GFC Nibble field of each cell that is processed via the Receive
Cell Processor. This data is serially clocked out of this pin on the rising edge of
the RxGFCClk signals. The MSB of each GFC value is designated by a pulse
at the RxGFCMSB output pins.
High-Speed HDLC Controller Mode - RxIdle:
The combination of the RxIdle and ValidFCS output signals are used to convey
information about data that is being output via the Receive HDLC Controller out-
put Data bus (RxHDLCDatn_[7:0]).
If RxIdle = "High":
The Receive HDLC Controller block will drive this output pin "High" anytime the
flag sequence octet (0x7E) is present on the RxHDLCDatn[7:0] output data bus.
If RxIdle and ValidFCS are both "High":
The Receive HDLC Controller block has received a complete HDLC frame, and
has determined that the FCS value within this HDLC frame are valid.
If RxIdle is "High" and ValidFCS is "Low":
The Receive HDLC Controller block has received a complete HDLC frame, and
has determined that the FCS value within this HDLC frame is invalid.
If RxIdle is "High" and ValidFCS is "Low":
The Receive HDLC Controller block has received an ABORT sequence.
C2
B22
D3
RxGFCClk1
RxGFCClk2
RxGFCClk3
O
O
O
Received GFC Nibble Serial Output Port Clock Signal:
These output pins function as a part of the Receive GFC Nibble-Field Serial
Output Port, also consisting of the RxGFC and RxGFCMSB pins. These pins
provide a clock pulse which allows external circuitry to latch in the GFC Nibble-
Data via the RxGFC output pin.
N
OTE
:
These output pins are only active if the XRT79L73 is operating in the
ATM UNI Mode.
D4
A22
D2
RxGFCMSB1
RxGFCMSB2
RxGFCMSB3
O
O
O
Receive GFC Nibble Field - MSB Indicator:
These output pins function as a part of the Receive GFC Nibble Field Serial
Output port which also consists of the RxGFC and RxGFCClk pins. These pins
pulse "High" the instant that the MSB (Most Significant Bit) of a GFC Nibble is
being output on the RxGFC pin.
N
OTE
:
These output pins are only active if the XRT79L73 is operating in the
ATM UNI Mode.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關PDF資料
PDF描述
XRT79L74 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時鐘同步設備/調整器)
XRT8001 WAN Clock for T1 and E1 Systems
相關代理商/技術參數(shù)
參數(shù)描述
XRT79L74 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS