參數(shù)資料
型號: XRT79L73IB
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述: ATM NETWORK INTERFACE, PBGA456
封裝: 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456
文件頁數(shù): 9/71頁
文件大小: 495K
代理商: XRT79L73IB
t
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L73
REV. P1.0.0
7
P
IN
#
N
AME
TYPE
D
ESCRIPTION
GENERAL PURPOSE INPUT AND OUTPUT PINS
U3
N26
W5
DMO1
DMO2
DMO3
O
O
O
Drive Monitor Output Pins:
For each channel, if the DMO output signal is "High", then it means that the drive
monitor circuitry within the XRT79L73 has not detected any bipolar signals at the
MTIP and MRING inputs (or via the Internal Drive Monitor circuit) within the last
128 ± 32 bit periods. If this output signal is "Low", then it means that bipolar sig-
nals are being detected at the MTIP and MRING input pins of the XRT79L73.
W1
W2
W3
W4
GPIO_0
GPIO_1
GPIO_2
GPIO_3
I/O
General Purpose Input/Output Pins:
Each of these pins can be configured to function as either a general-purpose input
or output pin. If a given pin (GPIO_X) is configured to function as an input pin,
then the state of this input pin can be monitored by reading Bit X within the "Oper-
ation General Purpose Pin Data" Register (Address Location = 0x0147).
If a given pin is configured to function as an output pin, then the state of this out-
put pin (GPIO_X) can be controlled by writing the appropriate value into Bit X
within the "Operation General Purpose Pin Data" Register.
Finally, the user can configure a given GPIO_X pin to be an input pin by setting Bit
X, within the "Operation General Purpose Pin Direction Control Register (Address
= 0x014B) to "0". Conversely, the user can configure the GPIO_X pin to be an
output pin by setting Bit X, within the "Operation General Purpose Pin Direction
Control" Register (Address = 0x014B) to "1".
P
IN
#
N
AME
TYPE
D
ESCRIPTION
TRANSMIT SYSTEM SIDE INTERFACE PINS
AC4
NibbleIntf
I
Nibble Interface Select Input pin:
This input pin permits the user to configure the Transmit Payload Data
Input Interface and the Receive Payload Data Output Interface blocks to
operate in either the "Serial" or the "Nibble-Parallel" Mode.
Setting this input pin "high" configures each of these blocks to operate in
the Nibble-Parallel Mode. In this mode, the "Transmit Payload Data Input
Interface" block will accept the "outbound" payload data (from the
System-Side terminal equipment) in a "nibble-parallel" manner via the
"TxNib[3:0]" input pins.
Further, the Receive Payload Data Output
Interface block will output "inbound" payload data (to the System-Side
terminal equipment) in a "nibble-parallel" via the "RxNib[3:0] output pins.
Setting this input pin "low" configures each of these blocks to operate in
the Serial Mode. In this mode, the Transmit Payload Data Input Interface
block will accept the "outbound" payload data (from the System-Side
terminal equipment) in a "serial" manner via the "TxSer" input pin.
Further, the Receive Payload Data Output Interface block will output the
"inbound" payload data (to the System-Side terminal equipment) in a
serial manner, via the "RxSer" output pin.NOTE:
N
OTE
:
This input pin is only active if the XRT79L73 device has been configured to
operate in the Clear-Channel Framer Mode. The user is advised to tie
this input pin to GND if the user intends to configure the XRT79L73
device to operate in the ATM UNI or PPP Modes.
相關PDF資料
PDF描述
XRT79L74 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時鐘同步設備/調整器)
XRT8001 WAN Clock for T1 and E1 Systems
相關代理商/技術參數(shù)
參數(shù)描述
XRT79L74 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS