參數(shù)資料
型號(hào)： XRT79L73IB
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述： ATM NETWORK INTERFACE, PBGA456
封裝： 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456
文件頁(yè)數(shù)： 5/71頁(yè)
文件大?。?/td> 495K
代理商： XRT79L73IB
t
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L73
REV. P1.0.0
B
TRANSMIT PAYLOAD DATA INPUT INTERFACE ........................................................55
TRANSMIT PAYLOAD DATA INPUT INTERFACE - TIMING REQUIREMENTS.....................................55
T
ABLE
9: T
IMING INFORMATION FO RTHE
T
RNASMIT
P
AYLOAD
D
ATA
I
NPUT
I
NTERFACE BLOCK
.......................................................... 55
F
IGURE
11. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
P
AYLOAD
D
ATA
I
NPUT
I
NTERFACE WHEN THE
XRT79L73
IS OPERATING IN BOTH THE
DS3
AND
L
OOP
-T
IMING
M
ODES
.............................................................................................................................................. 56
F
IGURE
12. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
P
AYLOAD
D
ATA
I
NPUT
I
NTERFACE WHEN THE
XRT79L73
IS OPERATING IN BOTH THE
DS3
AND
L
OCAL
-T
IMING
M
ODES
............................................................................................................................................. 57
F
IGURE
13. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
P
AYLOAD
D
ATA
I
NPUT
I
NTERFACE WHEN THE
XRT79L73
IS OPERATING IN BOTH THE
DS3/
N
IBBLE
-P
ARALLEL AND
L
OOP
-T
IMING
M
ODES
.................................................................................................................. 57
F
IGURE
14. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
P
AYLOAD
D
ATA
I
NPUT
I
NTERFACE WHEN THE
XRT79L73
IS OPERATING IN BOTH THE
DS3/
N
IBBLE
-P
ARALLEL AND
L
-T
IMING
M
ODES
................................................................................................................. 58
TRANSMIT OVERHEAD DATA INPUT INTERFACE......................................................59
TRANSMIT OVERHEAD DATA INPUT INTERFACE - TIMING REQUIREMENTS..................................59
T
ABLE
10: T
IMING
I
NFORMATION FOR THE
T
RANSMIT
O
VERHEAD
D
ATA
I
NPUT
I
NTERFACE
B
LOCK
..................................................... 59
F
IGURE
15. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
O
VERHEAD
D
ATA
I
NPUT
I
NTERFACE
(M
ETHOD
1 A
CCESS
).................................... 61
F
IGURE
16. T
IMING
D
IAGRAM FOR THE
T
RANSMIT
O
VERHEAD
D
ATA
I
NPUT
I
NTERFACE
(M
ETHOD
2 A
CCESS
).................................... 61
RECEIVE PAYLOAD DATA OUTPUT INTERFACE.......................................................62
RECEIVE PAYLOAD DATA OUTPUT INTERFACE - TIMING REQUIREMENTS ...................................62
T
ABLE
11: T
IMING
I
NFORMATION FOR THE
R
ECEIVE
P
AYLOAD
D
ATA
O
UTPUT
I
NTERFACE
B
LOCK
...................................................... 62
F
IGURE
17. T
IMING
D
IAGRAM FOR THE
R
ECEIVE
P
AYLOAD
D
ATA
O
UTPUT
I
NTERFACE
(S
ERIAL
M
ODE
).............................................. 62
F
IGURE
18. T
IMING
D
IAGRAM FOR THE
R
ECEIVE
P
AYLOAD
D
ATA
O
UTPUT
I
NTERFACE
(N
IBBLE
-P
ARALLEL
M
ODE
) ............................. 63
RECEIVE OVERHEAD DATA OUTPUT INTERFACE ....................................................64
RECEIVE OVERHEAD DATA OUTPUT INTERFACE - TIMING REQUIREMENTS ................................64
AC E
LECTRICAL
C
HARACTERISTICS
(C
ONT
.).................................................................................................64
F
IGURE
19. T
IMING
D
IAGRAM FOR THE
R
ECEIVE
O
VERHEAD
D
ATA
O
UTPUT
I
NTERFACE
(M
ETHOD
1 - U
SING
R
X
OHC
LK
).................. 65
F
IGURE
20. T
IMING
D
IAGRAM FOR THE
R
ECEIVE
O
VERHEAD
D
ATA
O
UTPUT
I
NTERFACE
(M
ETHOD
2 - U
SING
R
X
OHE
NABLE
)............ 65
RECEIVE UTOPIA INTERFACE......................................................................................66
RECEIVE UTOPIA INTERFACE...............................................................................................................66
F
IGURE
21. T
IMING
D
IAGRAM FOR THE
R
ECEIVE
UTOPIA I
NTERFACE
B
LOCK
.................................................................................. 66
T
ABLE
12: T
IMING
I
NFORMATION FOR THE
R
ECEIVE
UTOPIA I
NTERFACE
B
LOCK
............................................................................. 66
ORDERING INFORMATION............................................................................................68
PACKAGE DIMENSIONS................................................................................................68
R
EVISION
H
ISTORY
......................................................................................................................................69
相關(guān)PDF資料
PDF描述
XRT79L74 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器)
XRT8001 WAN Clock for T1 and E1 Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT79L74 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L74IB 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*