- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L73IB (EXAR CORP) 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT79L73IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | ATM NETWORK INTERFACE, PBGA456 |
| 封裝： | 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 41/71頁 |
| 文件大?。?/td> | 495K |
| 代理商： | XRT79L73IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
t
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L73
REV. P1.0.0
39
A17
B17
C17
E17
A18
B18
C18
A19
B19
C19
D19
A20
B20
C20
A21
B21
RxUData_0/
RxPData_0
RxUData_1/
RxPData_1
RxUData_2/
RxPData_2
RxUData_3/
RxPData_3
RxUData_4/
RxPData_4
RxUData_5/
RxPData_5
RxUData_6/
RxPData_6
RxUData_7/
RxPData_7
RxUData_8/
RxPData_8
RxUData_9/
RxPData_9
RxUData_10/
RxPData_10
RxUData_11/
RxPData_11
RxUData_12/
RxPData_12
RxUData_13/
RxPData_13
RxUData_14/
RxPData_14
RxUData_15/
RxPData_15
O
Receive UTOPIA Data Bus Input/Receive POS-PHY Data Bus Output pins:
The function of these output pins depends upon whether the XRT79L73 has
been configured to operate in the ATM UNI or in the PPP Mode.
ATM UNI Mode - RxUData[15:0]:
These output pins function as the Receive UTOPIA Data Bus. ATM cell data
that has been received from the Remote Terminal Equipment is output on the
Receive UTOPIA Data Bus, where it can be read and processed by the ATM
Layer Processor.
PPP Mode - RxPData[15:0]:
These output pins function as the Receive POS-PHY Data Bus output pins.
PPP Packet data that has been received from the Remote Terminal Equipment
is output on the Receive POS-PHY Data Bus, where it can be reads and pro-
cessed by the Link Layer Processor.
B13
RxMod
O
Receive PPP Data Bus - Modulus Indicator:
The XRT79L73 will indicate the number of valid packet octets that are being
read out of the RxPData[15:0] output pins.
The XRT79L73 will drive this output pin "Low" when both bytes of the RxP-
Data[15:0] data bus consists of valid packet data.
Conversely, the XRT79L73 will drive this output pin "High" when only the upper
byte of the RxPData[15:0] data bus consists of valid packet data.
The Link Layer Processor is expected to validate all packet data that it reads out
of the RxPData[15:0] output pins by also reading the state of this output pin.
N
OTE
:
This output pin is only active if the XRT79L73 has been configured to
operate in the PPP Mode.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT79L74 | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器) |
| XRT8001 | WAN Clock for T1 and E1 Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L74 | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000D | 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。