參數(shù)資料
型號(hào)： XRT79L74
廠商： Exar Corporation
英文描述： 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述： 4 -通道DS3/E3自動(dòng)柜員機(jī)用戶(hù)到網(wǎng)絡(luò)接口/ Combo IC對(duì)購(gòu)買(mǎi)力平價(jià)
文件頁(yè)數(shù)： 30/70頁(yè)
文件大?。?/td> 547K
代理商： XRT79L74
XRT79L74
REV. P1.0.0
PRELIMINARY
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
28
J4
F26
K5
G23
RxOHEnable1/
RxHDLCDat1_5
RxOHEnable2/
RxHDLCDat2_5
RxOHEnable3/
RxHDLCDat3_5
RxOHEnable4/
RxHDLCDat4_5
O
O
O
O
Receive Overhead Data Output Interface - Enable Output/Receive HDLC
Controller Data Bus - Bit 5 output:
The function of these output pins depend upon whether the XRT79L74 has
been configured to operate in the Clear-Channel Framer Mode or in the High-
Speed HDLC Controller Mode.
Clear-Channel Framer Mode - RxOHEnable:
The XRT79L74 will assert these output signals for one RxOHClk period when it
is safe for the local terminal equipment to sample the data on the RxOH output
pins.
High-Speed HDLC Controller Mode - RxHDLCDat_5:
These output pins along with RxHDLCDatn_[4:0], RxHDLCDatn_6 and
RxHDLCDatn_7 functions as the Receive HDLC Controller byte wide output
data bus. The Receive HDLC Controller will output the contents of all HDLC
frames via this output data bus, upon the rising edge of the RxHDLCClk output
signals. Hence, the user’s local terminal equipment should be designed/config-
ured to sample this data upon the falling edge of the RxHDLCClk output clock
signals.
J3
E26
K4
G24
RxOH1/
RxHDLCDat1_6
RxOH2/
RxHDLCDat2_6
RxOH3/
RxHDLCDat3_6
RxOH4/
RxHDLCDat4_6
O
O
O
O
Receive Overhead Data Output Interface - output/Receive HDLC Controller
Data Bus - Bit 6 output:
The function of these output pins depend upon whether the XRT79L74 has
been configured to operate in the Clear-Channel Framer mode or in the High-
Speed HDLC Controller Mode.
Clear-Channel Framer Mode - RxOH:
All overhead bits, which are received via the Receive Section of the XRT79L74
will be output via these output pins, upon the rising edge of RxOHClk.
High-Speed HDLC Controller Mode - RxHDLCDat_6:
These output pins along with RxHDLCDatn_[5:0] and RxHDLCDatn_7 functions
as the Receive HDLC Controller byte wide output data bus. The Receive HDLC
Controller will output the contents of all HDLC frames via this output data bus,
upon the rising edge of the RxHDLCClk output signals. Hence, the user’s local
terminal equipment should be designed/configured to sample this data upon the
falling edge of the RxHDLCClk output clock signals.
J5
F25
L1
G22
RxOHClk1/
RxHDLCClk1
RxOHClk2/
RxHDLCClk2
RxOHClk3/
RxHDLCClk3
RxOHClk4/
RxHDLCClk4
O
O
O
O
Receive Overhead Data Output Interface - clock/Receive HDLC Controller -
Clock output:
The function of these output pins depend upon whether the XRT79L74 has
been configured to operate in the Clear-Channel Framer mode or in the High-
Speed HDLC Controller Mode.
Clear-Channel Framer Mode - RxOHClk:
The XRT79L74 will output the overhead bits within the incoming DS3 or E3
frames via the RxOH output pins, upon the falling edge of these clock signals.
As a consequence, the user’s local terminal equipment should use the rising
edge of these clock signals to sample the data on both the RxOH and RxO-
HFrame output pins.
N
OTE
:
These clock signals are always active.
High-Speed HDLC Controller Mode - RxHDLCClk:
These output pins function as the Receive HDLC Controller Data bus clock out-
put. The Receive HDLC Controller block outputs the contents of all received
HDLC frames via the Receive HDLC Controller Data bus (RxHDLCDatn_[7:0])
upon the rising edge of these clock signals. Hence, the user’s local terminal
equipment should be designed/configured to sample these data upon the falling
edge of these clock signals.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XRT79L74IB 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時(shí)鐘同步設(shè)備/調(diào)整器)
XRT8001 WAN Clock for T1 and E1 Systems
XRT8001ID WAN Clock for T1 and E1 Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT79L74IB 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
XRT8000ES 功能描述:鎖相環(huán) - PLL WAN CLOCK RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*