參數(shù)資料
型號: XRT79L74
廠商: Exar Corporation
英文描述: 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
中文描述: 4 -通道DS3/E3自動柜員機用戶到網(wǎng)絡接口/ Combo IC對購買力平價
文件頁數(shù): 37/70頁
文件大?。?/td> 547K
代理商: XRT79L74
PRELIMINARY
XRT79L74
REV. P1.0.0
4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
35
B12
RxUClk/
RxPClk
I
Receive UTOPIA Interface Clock Input/Receive POS-PHY Interface Clock
Input:
The function of this input pin depends upon whether the XRT79L74 is operating
in the ATM UNI or PPP Mode.
ATM UNI Mode - RxUClk:
The byte (or word) data, on the Receive UTOPIA Data bus (RxUData[15:0]) is
updated on the rising edge of this signal. The Receive UTOPIA Interface can
be clocked at rates up to 50 MHz.
PPP Mode - RxPClk:
This byte (or word) data, on the Receive POS-PHY Data Bus (RxPData[15:0]) is
updated on the rising edge of this signal. The Receive POS-PHY Interface can
be clocked at rates up to 50MHz.
N
OTE
:
The user should tie this pin to GND if he/she wishes to operate the
XRT79L74 device in the Clear-Channel Framer or High-Speed HDLC
Controller Modes.
A13
RxPERR
O
Receive POS-PHY Interface - Error Indicator:
This output pin indicates whether or not the Receive PPP Packet
Processor block has detect any of the following types of erred packets
within the incoming PPP Packet data-stream.
Packets with FCS Errors
Aborted Packets
RUNT Packets
Anytime the Receive PPP Packet Processor block detects these types
of PPP Packets, then the XRT79L74 device will pulse this output pin
"high" coincident to whenever the Receive POS-PHY Interface block
outputs the very last byte or 16-bit word of the erred packet via the
"RxPData[15:0]" output pins.The XRT79L74 device will hold this output
pin "low" at all other times.
N
OTE
:
This output pin is only valid if the XRT79L74 has been configured to
operate in the PPP Mode.
C13
RxTSX/
RxPSOF
O
Receive - Start of Transfer/Receive - Start of PPP Packet in Chunk Mode:
The function of this output pin depends upon whether the XRT79L74 has been
configured to operate in the Packet Mode or Cell-Chunk Mode.
Packet Mode - RxTSX:
The XRT79L74 pulses this output pin "High" when an inband port address is
present on the RxPData[7:0] bus.
When this output pin is "High", the value of RxPData[7:0] is the address value of
the RxFIFO to be selected. Subsequent read operations, from RxPData[15:0]
will be from the RxFIFO corresponding to this inband address.
Chunk Mode - RxPSOF:
The XRT79L74 pulses this output pin "High" in order to indicate that the first
byte (or word) of a given Packet is placed on the RxPData[15:0] pins.
N
OTE
:
This output pin is only active if the XRT79L74 has been configured to
operate in the PPP Mode.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關PDF資料
PDF描述
XRT79L74IB 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000ID Clock Synchronizer/Adapter for Communications
XRT8000 Clock Synchronizer/Adapter for Communications(用于通訊的時鐘同步設備/調整器)
XRT8001 WAN Clock for T1 and E1 Systems
XRT8001ID WAN Clock for T1 and E1 Systems
相關代理商/技術參數(shù)
參數(shù)描述
XRT79L74IB 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT8000 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000_06 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications
XRT8000D 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS
XRT8000ES 功能描述:鎖相環(huán) - PLL WAN CLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray