- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2121 > XRT83SL38IB-F (Exar Corporation)IC LIU SH T1/E1/J1 OCTAL 225BGA PDF資料下載
參數(shù)資料
| 型號： | XRT83SL38IB-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 52/88頁 |
| 文件大小： | 0K |
| 描述： | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 8/8 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BGA |
| 供應(yīng)商設(shè)備封裝： | 225-BGA（19x19） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
XRT83SL38
54
OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. 1.0.2
TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION
REGISTER ADDRESS
00000010
00010010
00100010
00110010
01000010
01010010
01100010
01110010
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
CHANNEL_4
CHANNEL_5
CHANNEL_6
CHANNEL_7
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #
NAME
D7
INVQRSS_n
Invert QRSS Pattern: When TQRSS is active, Writing a “1” to
this bit inverts the polarity of transmitted QRSS pattern. Writing
a “0” sends the QRSS pattern with no inversion.
R/W
0
D6
TXTEST2_n
Transmit Test Pattern bit 2: This bit together with TXTEST1
and TXTEST0 are used to generate and transmit test patterns
according to the following table:
TDQRSS (Transmit/Detect Quasi-Random Signal): This
condition when activated enables Quasi-Random Signal
Source generation and detection for the selected channel
number n. In a T1 system QRSS pattern is a 220-1 pseudo-
random bit sequence (PRBS) with no more than 14 consecu-
tive zeros. In a E1 system, QRSS is a 215-1 PRBS pattern.
TAOS (Transmit All Ones): Activating this condition enables
the transmission of an All Ones Pattern from the selected
channel number n.
TLUC (Transmit Network Loop-Up Code): Activating this
condition enables the Network Loop-Up Code of “00001” to be
transmitted to the line for the selected channel number n.
When Network Loop-Up code is being transmitted, the
XRT83SL38 will ignore the Automatic Loop-Code detection
and Remote Loop-Back activation (NLCDE1 =“1”, NLCDE0
=“1”, if activated) in order to avoid activating Remote Digital
Loop-Back automatically when the remote terminal responds
to the Loop-Back request.
TLDC (Transmit Network Loop-Down Code): Activating this
condition enables the network Loop-Down Code of “001” to be
transmitted to the line for the selected channel number n.
R/W
0
D5
TXTEST1_n
Transmit Test pattern bit 1: See description of bit D6 for the
function of this bit.
R/W
0
1
0
1
X
0
No Pattern
TDQRSS
TAOS
TLUC
Test Pattern
TLDC
TXTEST1
TXTEST0
TXTEST2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT83VL38IB-F | IC LIU SH T1/E1/J1 OCTAL 225BGA |
| XRT83VSH28IB | IC LIU SH E1 OCTAL 225BGA |
| XRT83VSH314IB-F | IC LIU SH T1/E1/J1 14CH 304TBGA |
| XRT83VSH316IB | IC LIU SH T1/E1/J1 16CH 316STBGA |
| XRT83VSH38IB | IC LIU SH T1/E1/J1 8CH 225BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83SL38IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83VL38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83VL38ES | 功能描述:界面開發(fā)工具 Eval System for XRT83L38 Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XRT83VL38IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83VL38IB-F | 功能描述:外圍驅(qū)動器與原件 - PCI Low Power High Perf 8-Chan LIU RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。