參數(shù)資料
型號(hào)： Z8018533FSC
廠商： ZILOG INC
元件分類： 微控制器/微處理器
英文描述： SMART PERIPHERAL CONTROLLERS
中文描述： MICROCONTROLLER, PQFP100
封裝： PLASTIC, QFP-100
文件頁數(shù)： 32/95頁
文件大?。?/td> 484K
代理商： Z8018533FSC
32
P R E L I M I N A R Y
Z80185/Z80195
S
MART
P
ERIPHERAL
C
ONTROLLERS
DS971850301
Zilog
Table 2. Power Down Modes
Power-Down
Modes
CPU
Core
On-Chip
I/O
Recovery
Source
Recovery Time
(Minimum)
OSC.
CLKOUT
SLEEP
I/OSTOP
SYSTEM STOP
IDLE
STANDBY
Stop
Running
Stop
Stop
Stop
Running
Stop
Stop
Stop
Stop
Running
Running
Running
Running
Stop
Running
Running
Running
Stop
Stop
RESET, Interrupts
By Programmng
RESET, Interrupts
RESET, Interrupts, BUSREQ
RESET, Interrupts, BUSREQ
1.5 Clock
-
1.5 Clock
8 +1.5 Clock
2
17
+1.5 Clock (Normal Recovery)
2
6
+1.5 Clock (Quick Recovery)
/M1
The /M1 generation logic of the Z80180 allows the use of
logic analyzer disassemblers that rely on /M1 identifying
the start of each instruction. If the MIE bit is set to 1, the
processor does not refetch an RETI instruction.
Z80185 Counter/Timers
These facilities include two 16-bit Programmable Reload
Timers (PRTs) like those provided in the Z80180 and its
successors, plus four CTC channels like those in the
Z84C30. The TOUT output of PRT1 is output on a multi-
plexed pin, and the ZC/TO outputs and CLK/TRG inputs of
the CTC’s are multiplexed with PIA17-10 on an individual
basis, rather than simultaneously as on the Z80181. Inter-
nal cascading is provided between the CTCs, as de-
scribed in CTC Control section.
Z80185 I/O Chip Select
This output is active when an external master has control
of the bus, as well as when the Z80185 processor has
control. The /IOCS output of the Z80185 operates correctly
if the "180 registers" are relocated to I/O address 40-7F or
80-BF, and takes into account the "Decode High I/O" bit in
the Z80185 System Configuration Register.
32K x 8 On-Chip Read-Only Memory (ROM)
The Z80185 processor features 32K x 8 of masked ROM.
This on-chip ROM allows zero-wait-state generation at the
maximum clock rate. The Z80195 processor is ROMless.
Z80185 On-Chip ROM Enable/Disable
If /WAIT is Low at the rising edge of /RESET, the on-chip
program memory is disabled and all accesses to ad-
dresses below the upper limit of /ROMCS go off-chip. This
feature allows code development and emulation using
external devices before the user is ready to use on-chip
memory.
If /WAIT is High at the rising edge of /RESET, accesses to
addresses below both the size of on-chip ROM and the
upper limit of /ROMCS, the user should select on-chip
ROM. Accesses that are above the size of the on-chip
ROM, but below the upper limit of /ROMCS, go off-chip with
/ROMCS asserted.
相關(guān)PDF資料
PDF描述
Z8019533FSC SMART PERIPHERAL CONTROLLERS
Z80185 SMART PERIPHERAL CONTROLLERS
Z8018520FSC SMART PERIPHERAL CONTROLLERS
Z80195 SMART PERIPHERAL CONTROLLERS
Z8019520FSC SMART PERIPHERAL CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z80189 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Z8018x Family MPU
Z8018933ASC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018933FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018X 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU
Z80190AZ050SC 制造商:Zilog Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*