- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373761 > Z8018533FSC (ZILOG INC) SMART PERIPHERAL CONTROLLERS PDF資料下載
參數(shù)資料
| 型號： | Z8018533FSC |
| 廠商： | ZILOG INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SMART PERIPHERAL CONTROLLERS |
| 中文描述： | MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 89/95頁 |
| 文件大小： | 484K |
| 代理商： | Z8018533FSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當(dāng)前第89頁第90頁第91頁第92頁第93頁第94頁第95頁
89
P R E L I M I N A R Y
Z80185/Z80195
S
MART
P
ERIPHERAL
C
ONTROLLES
DS971850301
Zilog
Z80185 PIA AND MISCELLANEOUS REGISTERS
(Continued)
CTC Control Registers
(Continued)
Time Constant
Before a channel can start counting, it must receive a time
constant. The time constant value may be anywhere be-
tween 1 and 256, with 0 indicating a count of 256 (Figure
90).
D7 D6 D5 D4 D3 D2 D1 D0
TC0
TC1
TC2
TC3
TC4
TC5
TC6
TC7
Figure 90. CTC Time Constant
Interrupt Vector
If one or more of the CTC channels have interrupt enabled,
then the Interrupt Vector Word should be programmed.
Only the five most significant bits of this word are used, bit
D0 must be 0 . Bits D2-D1 are automatically modified by
the CTC channels after responding with an interrupt vector
(Figure 91).
D7 D6 D5 D4 D3 D2 D1 D0
0 Interrupt Vector Register
1 Control Register
Channel Identifier
(Automatically Inserted by CTC)
0 0 Channel 0
0 1 Channel 1
1 0 Channel 2
1 1 Channel 3
Supplied By User
Figure 91. CTC Interrupt Vector
Watch-Dog Timer
The Z80185's Watch-Dog Timer (WDT) facility is identical
to Zilog's Z84C15 WDT with the following exceptions:
1. The HALT mode field of the WDT Master Register is not
used. Power control is handled as on the Z8S180.
2. Rather than having a separate /WDTOUT output pin,
the output of the WDT is logically Low-active-ORed with
the /RESET pin. A new register bit controls whether this
affects only the processor, by means of an internal logic
gate, or whether it also drives the /RESET pin Low in an
open-drain manner, so that external logic can be Reset
by the WDT as well. The latter is the default state after
power-up or Reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8019533FSC | SMART PERIPHERAL CONTROLLERS |
| Z80185 | SMART PERIPHERAL CONTROLLERS |
| Z8018520FSC | SMART PERIPHERAL CONTROLLERS |
| Z80195 | SMART PERIPHERAL CONTROLLERS |
| Z8019520FSC | SMART PERIPHERAL CONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z80189 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Z8018x Family MPU |
| Z8018933ASC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS |
| Z8018933FSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS |
| Z8018X | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU |
| Z80190AZ050SC | 制造商:Zilog Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。