參數(shù)資料
型號(hào)： Z8018533FSC
廠商： ZILOG INC
元件分類： 微控制器/微處理器
英文描述： SMART PERIPHERAL CONTROLLERS
中文描述： MICROCONTROLLER, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 57/95頁(yè)
文件大?。?/td> 484K
代理商： Z8018533FSC
57
P R E L I M I N A R Y
Z80185/Z80195
S
MART
P
ERIPHERAL
C
ONTROLLES
DS971850301
Zilog
EMSCC
The Z80185 features a one-channel EMSCC that uses two
I/O addresses:
EMSCC Channel A Control
I/O Address %E8
I/O Address %E9
Data
Divide-by-two should be programmed when operating the
Z80185 beyond 20 MHz, 5V.
Note:
Upon power-up, or reset, the system clock is equal
to the EMSCC clock.
Initialization.
The system program first issues a series of
commands to initialize the basic mode of operation. This is
followed by other commands to qualify conditions within
the selected mode. For example, in the Asynchronous
mode, character length, clock rate, number of stop bits,
and even or odd parity should be set first. Then the
interrupt mode is set, and finally, the receiver and transmit-
ter are enabled.
Write Registers.
The EMSCC contains 16 write registers
(17 counting the transmit buffer) in each channel. These
write registers are programmed separately to configure
the functional "personality" of the channels. A new register,
WR7', was added to the EMSCC and may be written to if
WR15, D0 is set. Figure 50 shows the format of each write
register.
Read Registers.
The EMSCC contains ten read registers
(11 counting the receive buffer) in each channel. Four of
these may be read to obtain status information (RR0, RR1,
RR10, and RR15). Two registers (RR12 and RR13) are
read to learn the baud rate generator time constant. RR2
contains either the unmodified interrupt vector (channel A)
or the vector modified by status information (channel B).
RR3 contains the Interrupt Pending (IP) bits (channel A
only). RR6 and RR7 contain the information in the SDLC
Frame Status FIFO, but is only read when WR15 D2 is set.
If WR7' D6 is set, Write Registers WR3, WR4, WR5, WR7,
and WR10 can be read as RR9, RR4, RR5, and RR14,
respectively. Figure 51 shows the format of each read
register.
With the Z80185, the EMSCC channel's DTR, Tx and Rx
DMA Request and WAIT outputs are not subject to multi-
plexing and are routed separately to the CPU and pins.
In other words,
1. the DTR pin is not multiplexed and always follows WR5
bit 7;
2. if WR1 bits 7-6 are 10, and the processor reads the RDR
when the RxFIFO is empty, or writes the TDR when the
TxFIFO is full, the processor is "waited" until a character
arrives or has been sent out;
3. WR1 bit 5 has no effect;
4. WR14 bit 2 should be kept 0;
5. WR1 bits 7-6 should not be programmed as 11.
相關(guān)PDF資料
PDF描述
Z8019533FSC SMART PERIPHERAL CONTROLLERS
Z80185 SMART PERIPHERAL CONTROLLERS
Z8018520FSC SMART PERIPHERAL CONTROLLERS
Z80195 SMART PERIPHERAL CONTROLLERS
Z8019520FSC SMART PERIPHERAL CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z80189 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Z8018x Family MPU
Z8018933ASC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018933FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018X 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU
Z80190AZ050SC 制造商:Zilog Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*