- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300163 > Z8913820FSC (ZILOG INC) 8-BIT, 20.48 MHz, MIXED DSP, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | Z8913820FSC |
| 廠商： | ZILOG INC |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | 8-BIT, 20.48 MHz, MIXED DSP, PQFP100 |
| 封裝： | QFP-100 |
| 文件頁數(shù)： | 15/65頁 |
| 文件大?。?/td> | 2054K |
| 代理商： | Z8913820FSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
Z89138/Z89139
Voice Processing Controllers
Zilog
22
P R E L I M I N A R Y
DS97TAD0201
PIN FUNCTIONS
/RESET (input, active Low). This pin initializes the MCU.
Reset is accomplished either through Power-On Reset
(POR), Watch-Dog Timer (WDT) reset, Stop-Mode Recov-
ery, or external reset. During POR and WDT Reset, the in-
ternally generated reset signal is driving the reset pin Low
for the POR time. Any devices driving the reset line must
be open-drain to avoid damage from a possible conflict
during reset conditions. A /RESET will reset both the Z8
and the DSP.
For the Z8: After the POR time, /RESET is a Schmitt-trig-
gered input. To avoid asynchronous and noisy reset prob-
lems, the Z8 is equipped with a reset filter of four external
clocks (4TpC). If the external reset signal is less than 4TpC
in duration, no reset occurs. On the fifth clock after the
/RESET is detected, an internal RST signal is latched and
held for an internal register count of 18 external clocks, or
for the duration of the external reset, whichever is longer.
Program execution begins at location 000CH (hexadeci-
mal), 5-10 TpC cycles after /RESET is released. The Z8
does not reset WDT, SMR, P2M, and P3M registers on a
Stop-Mode Recovery operation.
For the DSP: After POR, the DSP is in RUN mode. The Z8
controls the DSP commands to HALT, RUN or RESET.
When the DSP is in HALT mode, it cannot be woke up with
WDT or SMR.
RMLS ROMless (input, active High). This pin, when con-
nected to VDD, disables the internal Z8 ROM. (Note that,
when pulled Low to GND, the device functions normally as
the ROM version.) The DSP cannot be configured as
ROMless. This pin is only available on the Z89138.
R//W Read/Write (output, write Low). The R//W signal de-
fines the signal flow when the Z8 is reading or writing to an
external program or data memory. The Z8 is reading when
this pin is High and writing when this pin is Low.
/AS Address Strobe (output, active Low). Address Strobe
is pulsed once at the beginning of each machine cycle. Ad-
dress output is through Port 0/Port 1 for all external pro-
grams. Memory address transfers are valid at the trailing
edge of /AS. Under program control, /AS is placed in the
high-impedance state along with Ports 0 and 1, Data
Strobe, and Read/Write.
/DS Data Strobe (output, active Low). Data Strobe is acti-
vated once for each external memory transfer. For read
operations, data must be available prior to the trailing edge
of /DS. For write operations, the falling edge of /DS indi-
cates that output data is valid.
XTAL1 Crystal 1 (time-based input). This pin connects a
parallel-resonant crystal, ceramic resonator, LC, RC net-
work, or an external single-phase clock to the on-chip os-
cillator input.
XTAL2 Crystal 2 (time-based output). This pin connects a
parallel-resonant, crystal, ceramic resonant, or LC network
to the on-chip oscillator output.
DSP0 (output). DSP0 is a general-purpose output pin con-
nected to bit 6 of the Analog Control Register (DSP EXT4).
This bit has no special significance and can be used to out-
put data by writing to bit 6 of the ACR.
DSP1 (output). DSP1 is a general-purpose output pin con-
nected to bit 7 of the Analog Control Register (DSP EXT4).
This bit has no special significance and can be used to out-
put data by writing to bit 7 of the ACR.
PWM Pulse Width Modulator (Output). The PWM is a 10-
bit resolution D/A converter. This output is a digital signal
with CMOS output levels.
ANIN (input). Analog input for the A/D converter.
ANVDD. Analog power supply for the A/D converter.
VREF+ (input). Reference voltage (High) for the A/D con-
verter.
VDD. Digital power supply for the Z89138.
GND. Digital ground for the Z89138.
OSC1 Oscillator 1 (time-based input). This pin connects a
parallel-resonant crystal, ceramic resonator, LC, RC net-
work to the on-chip oscillator input.
OSC2 Oscillator 2 (time-based output). This pin connects
a parallel-resonant crystal, ceramic resonator, LC, RC net-
work to the on-chip oscillator output.
NC No Connect. For the 100-pin QFP package, pins 63
through 76, and pins 78 and 79 should be tied to Ground.
Other NC pins must float.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z9025106PSC | 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDIP42 |
| ZADM023H151.0012 | PROXIMITY SENSOR-PHOTOELECTRIC, 150-150mm, 4-20mA, RECTANGULAR, BOARD MOUNT |
| ZADM023H300.0002 | PROXIMITY SENSOR-PHOTOELECTRIC, 30-30mm, 4-20mA, RECTANGULAR, BOARD MOUNT |
| ZADM023H351.0001 | PROXIMITY SENSOR-PHOTOELECTRIC, 350-350mm, 4-20mA, RECTANGULAR, BOARD MOUNT |
| ZADM023H351.0011 | PROXIMITY SENSOR-PHOTOELECTRIC, 350-350mm, 4-20mA, RECTANGULAR, BOARD MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8913829ASC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| Z8913829FSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| Z89139 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Voice Processing Controllers |
| Z8913920ASC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| Z8913920FSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。