- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371388 > 2495 (Linear Technology Corporation) 16-Bit 8-/16-Channel ツヒ ADC with PGA, Easy Drive and I2C Interface PDF資料下載
參數(shù)資料
| 型號： | 2495 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 16-Bit 8-/16-Channel ツヒ ADC with PGA, Easy Drive and I2C Interface |
| 中文描述： | 16位8-/16-ChannelツヒADC，帶PGA巡回賽，輕松驅(qū)動和I2C接口 |
| 文件頁數(shù)： | 14/32頁 |
| 文件大小： | 558K |
| 代理商： | 2495 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2495
14
2495f
I
2
C INTERFACE
The LTC2495 communicates through an I
2
C interface. The
I
2
C interface is a 2-wire, open-drain interface supporting
multiple devices and multiple masters on a single bus. The
connected devices can only pull the data line (SDA) low
and can never drive it high. SDA is required to be externally
connected to the supply through a pull-up resistor. When
the data line is not being driven, it is high. Data on the
I
2
C bus can be transferred at rates up to 100kbits/s in the
standard mode and up to 400kbits/s in the fast mode.
Each device on the I
2
C bus is recognized by a unique
address stored in that device and can operate either as a
transmitter or receiver, depending on the function of the
device. In addition to transmitters and receivers, devices
can also be considered as masters or slaves when perform-
ing data transfers. A master is the device which initiates a
data transfer on the bus and generates the clock signals
to permit that transfer. Devices addressed by the master
are considered a slave.
The LTC2495 can only be addressed as a slave. Once
addressed, it can receive configuration bits (channel
selection, rejection mode, speed mode) or transmit the
last conversion result. The serial clock line, SCL, is always
an input to the LTC2495 and the serial data line SDA is
bidirectional. The device supports the standard mode and
the fast mode for data transfer speeds up to 400kbits/s.
Figure 2 shows the definition of the I
2
C timing.
The Start and Stop Conditions
A Start (S) condition is generated by transitioning SDA from
high to low while SCL is high. The bus is considered to be
busy after the Start condition. When the data transfer is
finished, a Stop (P) condition is generated by transitioning
SDA from low to high while SCL is high. The bus is free
after a Stop is generated. Start and Stop conditions are
always generated by the master.
When the bus is in use, it stays busy if a Repeated Start
(Sr) is generated instead of a Stop condition. The repeated
Start timing is functionally identical to the Start and is
used for writing and reading from the device before the
initiation of a new conversion.
Data Transferring
After the Start condition, the I
2
C bus is busy and data
transfer can begin between the master and the addressed
slave. Data is transferred over the bus in groups of nine
bits, one byte followed by one acknowledge (ACK) bit.
The master releases the SDA line during the ninth SCL
clock cycle. The slave device can issue an ACK by pulling
SDA low or issue a Not Acknowledge (NAK) by leaving
the SDA line high impedance (the external pull-up resistor
will hold the line high). Change of data only occurs while
the clock line (SCL) is low.
DATA FORMAT
After a Start condition, the master sends a 7-bit address
followed by a read/write (R/W) bit. The R/W bit is 1 for a
read request and 0 for a write request. If the 7-bit address
matches the hard wired LTC2495’s address (one of 27
pin-selectable addresses) the device is selected. When
the device is addressed during the conversion state, it will
not acknowledge R/W requests and will issue a NAK by
leaving the SDA line high. If the conversion is complete,
the LTC2495 issues an ACK by pulling the SDA line low.
Figure 2. Definition of Timing for Fast/Standard Mode Devices on the I
2
C Bus
APPLICATIONS INFORMATION
SDA
SCL
S
Sr
P
S
t
HD(SDA)
t
HD(DAT)
t
SU(STA)
t
SU(STO)
t
SU(DAT)
t
LOW
t
HD(SDA)
t
SP
t
BUF
t
r
t
f
t
r
t
f
t
HIGH
2495 F02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 249NQ | SCHOTTKY RECTIFIER |
| 249NQ135 | SCHOTTKY RECTIFIER |
| 249NQ135R | SCHOTTKY RECTIFIER |
| 249NQ150 | SCHOTTKY RECTIFIER |
| 249NQ150R | SCHOTTKY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 24-9500 | 制造商:Distributed By MCM 功能描述:CAPACITOR 500V 220UF SNAPRADIAL HIGH-TEMP LOW ESR |
| 249-5005-002 | 制造商:ITT Interconnect Solutions 功能描述:DPA COAX - Bulk |
| 249-5008-000 | 制造商:ITT Interconnect Solutions 功能描述:RG58CU 制造商:ITT Interconnect Solutions 功能描述:RG-58 C/U - Bulk 制造商:ITT Interconnect Solutions 功能描述:RG-58 C/U / 249-5008-000 / Rack & Panel |
| 24-9501 | 制造商:STELLAR LABS 功能描述:3FT SINGLE CHANNEL AUDIO 1 RCARCA M-M |
| 249-5012-000 | 制造商:ITT Interconnect Solutions 功能描述:DPA C/AXIAL PLUG RG-58 / 249-5012-000 / Rack & Panel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。