2003 Microchip Technology Inc.
Preliminary
DS40300C-page 85
PIC16F62X
12.5.2
USART SYNCHRONOUS SLAVE
RECEPTION
The operation of the Synchronous Master and Slave
modes is identical except in the case of the SLEEP
mode. Also, bit SREN is a don't care in Slave mode.
If receive is enabled, by setting bit CREN, prior to the
SLEEP
instruction, then a word may be received during
SLEEP. On completely receiving the word, the RSR
register will transfer the data to the RCREG register
and if enable bit RCIE bit is set, the interrupt generated
will wake the chip from SLEEP. If the global interrupt is
enabled, the program will branch to the interrupt vector
(0004h).
Steps to follow when setting up a Synchronous Slave
Reception:
1.
Enable the synchronous master serial port by
setting bits SYNC and SPEN and clearing bit
CSRC.
2.
If interrupts are desired, then set enable bit
RCIE.
3.
If 9-bit reception is desired, then set bit RX9.
4.
To enable reception, set enable bit CREN.
5.
Flag bit RCIF will be set when reception is
complete and an interrupt will be generated, if
enable bit RCIE was set.
6.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
7.
Read the 8-bit received data by reading the
RCREG register.
8.
If any error occurred, clear the error by clearing
bit CREN.
TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION
TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR
Value on all
other
RESETS
0Ch
PIR1
EEIF
CMIF
RCIF
TXIF
—
CCP1IF TMR2IF
TMR1IF
0000 -000
RX9D
0000 -00x
0000 0000
0000 -000
0000 -00x
0000 0000
0000 -000
0000 -010
0000 0000
18h
RCSTA
SPEN
RX9
SREN CREN
ADEN
FERR
OERR
19h
TXREG USART Transmit Register
8Ch
PIE1
EEIE
CMIE
RCIE
TXIE
—
CCP1IE TMR2IE TMR1IE
0000 -000
BRGH
TRMT
98h
TXSTA
CSRC
TX9
TXEN
SYNC
—
TX9D
0000 -010
0000 0000
99h
Legend:
x
= unknown,
-
= unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.
SPBRG Baud Rate Generator Register
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR
Value on all
other
RESETS
0Ch
PIR1
EEIF
CMIF
RCIF
TXIF
—
CCP1IF TMR2IF
TMR1IF
0000 -000
RX9D
0000 -00x
0000 0000
0000 -000
0000 -00x
0000 0000
0000 -000
0000 -010
0000 0000
18h
RCSTA
SPEN
RX9
SREN CREN
ADEN
FERR
OERR
1Ah
RCREG USART Receive Register
8Ch
PIE1
EEIE
CMIE
RCIE
TXIE
—
CCP1IE TMR2IE TMR1IE
0000 -000
BRGH
TRMT
98h
TXSTA
CSRC
TX9
TXEN
SYNC
—
TX9D
0000 -010
0000 0000
99h
Legend:
x
= unknown,
-
= unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.
SPBRG Baud Rate Generator Register