- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33600 > 405GP (Applied Micro Circuits Corp.) Power PC 405GP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 405GP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 405GP Embedded Processor |
| 中文描述： | 405GP的Power PC嵌入式處理器 |
| 文件頁數(shù)： | 32/59頁 |
| 文件大?。?/td> | 782K |
| 代理商： | 405GP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
405GP – Power PC 405GP Embedded Processor
38
AMCC
Revision 2.03 – September 7, 2007
Data Sheet
PerCS0
Peripheral chip select bank 0.
O
5V tolerant
3.3V LVTTL
7
PerCS1:7[GPIO10:16]
Seven additional peripheral chip selects
or
General Purpose I/O. To access this function, software must toggle a
DCR bit.
O[I/O]
5V tolerant
3.3V LVTTL
1, 7
PerOE
Used by either the peripheral controller or the DMA controller
depending upon the type of transfer involved. When the PPC405GP
is the bus master, it enables the selected device to drive the bus.
O
5V tolerant
3.3V LVTTL
7
PerR/W
Used by the PPC405GP when not in external master mode, as output
by either the peripheral controller or DMA controller depending upon
the type of transfer involved. High indicates a read from memory, low
indicates a write to memory.
Otherwise it used by the external master as an input to indicate the
direction of data transfer.
I/O
5V tolerant
3.3V LVTTL
1
PerReady
Used by a peripheral slave to indicate it is ready to transfer data.
I
5V tolerant
3.3V LVTTL
1
PerBLast
Used by the PPC405GP when not in external master mode,
otherwise used by external master. Indicates the last transfer of a
memory access.
I/O
5V tolerant
3.3V LVTTL
1, 7
DMAReq0:3
DMAReq0:3 are used by slave peripherals to indicate they are
prepared to transfer data.
I
5V tolerant
3.3V LVTTL
1
DMAAck0:3
DMAAck0:3 are used by the PPC405GP to cause the DMA
peripheral to transfer data.
O
5V tolerant
3.3V LVTTL
6
EOT0:3/TC0:3
End Of Transfer/Terminal Count.
I/O
5V tolerant
3.3V LVTTL
1
Signal Functional Description (Part 4 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 34.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4060120000 | RELAY,MICROSERIES 24 V,1CO |
| 4060EFE | Standalone Linear NiMH/NiCd Fast Battery Charger |
| 40659 | 2.5 mm2, BRASS, RING TERMINAL |
| 40696 | 6 mm2, RING TERMINAL |
| 40696-2 | RING TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 405GPR | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 405GPr Embedded Processor |
| 405-GR | 制造商:Leviton Manufacturing Co 功能描述: |
| 405HC5900KR | 功能描述:4μF Film Capacitor 900V Polypropylene (PP) Axial 4.016" Dia (102.00mm) 制造商:illinois capacitor 系列:HC5 包裝:散裝 零件狀態(tài):新產(chǎn)品 電容:4μF 容差:±10% 額定電壓 - AC:900V 額定電壓 - DC:- 介電材料:聚丙烯（PP） ESR（等效串聯(lián)電阻）:0.9 毫歐 工作溫度:-40°C ~ 85°C 安裝類型:底座安裝 封裝/外殼:軸向 大小/尺寸:4.016" 直徑（102.00mm） 高度 - 安裝（最大值）:2.819"（71.60mm） 端接:螺釘端子 引線間距:- 應(yīng)用:傳導(dǎo)冷卻，高脈沖，DV/DT 特性:- 標(biāo)準(zhǔn)包裝:5 |
| 405I11AM | 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal |
| 405I11BM | 制造商:CTS 制造商全稱:CTS Corporation 功能描述:Surface Mount Quartz Crystal |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。