參數(shù)資料
型號(hào)： 405GP
廠(chǎng)商： Applied Micro Circuits Corp.
英文描述： Power PC 405GP Embedded Processor
中文描述： 405GP的Power PC嵌入式處理器
文件頁(yè)數(shù)： 35/59頁(yè)
文件大?。?/td> 782K
代理商： 405GP
405GP – Power PC 405GP Embedded Processor
40
AMCC
Revision 2.03 – September 7, 2007
Data Sheet
UART1_Tx
UART1 Serial Data Out.
O
5V tolerant
3.3V LVTTL
6
UART1_DSR/
UART1_CTS
UART1 Data Set Ready
or
UART1 Clear To Send. To access this function, software must toggle
a DCR bit.
I
5V tolerant
3.3V LVTTL
1
UART1_RTS/
UART1_DTR
UART1 Request To Send
or
UART1 Data Terminal Ready. To access this function, software must
toggle a DCR bit.
O
5V tolerant
3.3V LVTTL
6
IICSCL
IIC Serial Clock.
I/O
5V tolerant
3.3V LVTTL
1, 2
IICSDA
IIC Serial Data.
I/O
5V tolerant
3.3V LVTTL
1, 2
Interrupts Interface
IRQ0:6[GPIO17:23]
Interrupt requests
or
General Purpose I/O. To access this function, software must toggle a
DCR bit.
I[I/O]
5V tolerant
3.3V LVTTL
1
JTAG Interface
TDI
Test data in.
I
5V tolerant
3.3V LVTTL
1, 4
TMS
JTAG test mode select.
I
5V tolerant
3.3V LVTTL
1, 4
TDO
Test data out.
O
5V tolerant
3.3V LVTTL
TCK
JTAG test clock. The frequency of this input can range from DC to
25MHz.
I
5V tolerant
3.3V LVTTL
1, 4
TRST
JTAG reset. TRST must be low at power-on to initialize the JTAG
controller and for normal operation of the PPC405GP.
I
5V tolerant
3.3V LVTTL
5
System Interface
SysClk
Main system clock input.
I
5V tolerant
3.3V LVTTL
SysReset
Main system reset. External logic can drive this bidirectional pin low
(minimum of 16 cycles) to initiate a system reset. A system reset can
also be initiated by software. Implemented as an open-drain output
(two states; 0 or open circuit).
I/O
5V tolerant
3.3V LVTTL
1, 2
AVDD
Clean voltage input for the PLL.
I
SysErr
Set to 1 when a Machine Check is generated.
O
5V tolerant
3.3V LVTTL
Halt
Halt from external debugger.
I
5V tolerant
3.3V LVTTL
1, 2
Signal Functional Description (Part 6 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 34 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 34.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
4060120000 RELAY,MICROSERIES 24 V,1CO
4060EFE Standalone Linear NiMH/NiCd Fast Battery Charger
40659 2.5 mm2, BRASS, RING TERMINAL
40696 6 mm2, RING TERMINAL
40696-2 RING TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
405GPR 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:Power PC 405GPr Embedded Processor
405-GR 制造商:Leviton Manufacturing Co 功能描述:
405HC5900KR 功能描述:4μF Film Capacitor 900V Polypropylene (PP) Axial 4.016" Dia (102.00mm) 制造商:illinois capacitor 系列:HC5 包裝:散裝 零件狀態(tài):新產(chǎn)品 電容:4μF 容差:±10% 額定電壓 - AC:900V 額定電壓 - DC:- 介電材料:聚丙烯（PP） ESR（等效串聯(lián)電阻）:0.9 毫歐 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:底座安裝 封裝/外殼:軸向 大小/尺寸:4.016" 直徑（102.00mm） 高度 - 安裝（最大值）:2.819"（71.60mm） 端接:螺釘端子 引線(xiàn)間距:- 應(yīng)用:傳導(dǎo)冷卻，高脈沖，DV/DT 特性:- 標(biāo)準(zhǔn)包裝:5
405I11AM 制造商:CTS 制造商全稱(chēng):CTS Corporation 功能描述:Surface Mount Quartz Crystal
405I11BM 制造商:CTS 制造商全稱(chēng):CTS Corporation 功能描述:Surface Mount Quartz Crystal
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*