Electrical Specifications
Control Timing
MC68HC08AZ32A — Rev 1.0
Technical Data
MOTOROLA
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
427
24.6 Control Timing
Monitor Mode Entry Voltage on IRQ
(see Note 10)
V
HI
V
DD
+ 3
V
DD
+ 4.5
V
1.V
= 5.0 Vdc
±
0.5v, V
= 0 Vdc, T
= –40
°
C to T
, unless otherwise noted.
2.Run (Operating) I
measured using external square wave clock source (f
= 8.4 MHz). All inputs 0.2 V from rail.
No dc loads. Less than 100 pF on all outputs. C
= 20 pF on OSC2. All ports configured as inputs. OSC2 capaci-
tance linearly affects run I
. Measured with all modules enabled.
3.Wait I
measured
using external square wave clock source (f
= 8.4 MHz). All inputs 0.2 Vdc from rail. No dc
loads. Less than 100 pF on all outputs, C
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance
linearly affects wait I
. Measured with all modules enabled.
4.Stop I
measured with OSC1 = V
.
5.Maximum is highest voltage that POR is guaranteed.
6.Maximum is highest voltage that POR is possible.
7.If minimum V
is not reached before the internal POR reset is released, RST must be driven low externally until
minimum V
is reached.
8.See
Computer Operating Properly (COP)
on page 167. V
applied to RST.
9.Although I
is proportional to bus frequency, a current of several mA is present even at very low frequencies.
10.See monitor mode description within
Computer Operating Properly (COP)
on page 167. V
applied to IRQ or RST.
11.When subjected to a Human Body Model (HBM) ESD event as specified in AEC Q100-002 these pins may exhibit recov-
erable leakage values within the specification indicated.
Characteristic
Symbol
Min
Max
Unit
Bus Operating Frequency (4.5–5.5 V — V
DD
Only)
f
BUS
—
8.4
MHz
Internal Clock Period (1/f
BUS
)
t
cyc
119
—
ns
RESET Pulse Width Low
t
RL
1.5
—
t
cyc
IRQ Interrupt Pulse Width Low (Edge-Triggered)
t
ILHI
1.5
—
t
cyc
IRQ Interrupt Pulse Period
t
ILIL
Note 3
—
t
cyc
16-Bit Timer
Input Capture Pulse Width (see Note 2)
Input Capture Period
Input Clock Pulse Width
t
TH,
t
TL
t
TLTL
t
TCH,
t
TCL
2
Note 3
(1/f
OP
) + 5
—
—
—
t
cyc
t
cyc
ns
MSCAN Wake-up Filter Pulse Width (see Note 4)
t
WUP
2
5
μ
s
1.V
DD
= 5.0 Vdc
±
0.5v, V
SS
= 0 Vdc, T
= –40
°
C to T
A (MAX)
, unless otherwise noted.
2.Refer to
Table 17-2
and
Table 22-2
and supporting notes.
3.The minimum period t
TLTL
or t
ILIL
should not be less than the number of cycles it takes to execute the capture interrupt
service routine plus t
cyc
.
4. The minimum pulse width to wake up the MSCAN module is guaranteed by design but not tested.
F
Freescale Semiconductor, Inc.
n
.